PCIe Switch MRPC Timeout Monitoring for Storage Reliability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current storage systems face issues with incorrect parsing of MRPC data due to illegal data being returned, leading to faults such as abnormal temperatures and fan speeds, which affect the normal operation of the storage system.

Innovation Solution

A data processing method that involves determining the root port of a PCIe switch X, monitoring the read state of MRPC data using a completion timeout mechanism, and discarding read MRPC data if the read state is a timeout state to prevent incorrect parsing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If multiple MiniSasHD cables are used to connect storage controllers and JOBHD to meet bandwidth requirements, then the bandwidth is improved, but the risk of link changes and illegal data transmission increases

Engineering Contradiction:
ImprovebandwidthVSAvoiddata transmission reliability
Core Design Contradiction:
PowerVSReliability

Solution Approach 1:

The patent implements a feedback mechanism by monitoring the completion status of MRPC data transmission and detecting timeout states. When a timeout is detected, the system identifies the transmitted data as illegal and takes corrective action, creating a closed-loop feedback system that continuously monitors and responds to transmission quality.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent introduces an intermediary monitoring mechanism between the CPU and PSX that acts as a mediator to detect timeout states in MRPC data transmission. This intermediary layer validates data integrity by checking whether transmission completion occurs within expected timeframes, preventing illegal data from being processed.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Device complexity

If current transmission protocols are used without completion timeout monitoring, then the system complexity is reduced, but the ability to identify and handle illegal data is lost

Engineering Contradiction:
Improveprotocol complexityVSAvoiddata validity detection capability
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The patent applies preliminary action by configuring completion timeout monitoring before data transmission issues can affect system operation. The timeout mechanism is pre-established and automatically activates to detect illegal data states, preventing erroneous data processing before problems occur.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system implements self-service through automatic timeout detection and illegal data identification without requiring external intervention. The completion timeout mechanism autonomously monitors transmission status, detects timeout states, and triggers appropriate error handling procedures independently.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS12282442B2Data processing method and system, and related components
Publication Date: 2025.04.22 INSPUR SUZHOU INTELLIGENT TECH CO LTD
  • US12282442B2 patent drawing
  • US12282442B2 patent drawing
  • US12282442B2 patent drawing

AI summary

The present disclosure discloses a data processing method and system, an apparatus, and a computer-readable storage medium, which relate to the field of storage. The data processing method includes determining a root port of a peripheral component interconnect express (PCIe) switch X (PSX) based on a connection topology of a PCIe; controlling a central processing unit (CPU) corresponding to the root port to monitor a read state of memory-mapped remote procedure calls (MRPC) data using a completion timeout mechanism; and in response to the read state being a timeout state, discarding read MRPC data.