Phase Change Memory With Alternating Heat Layers
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Phase change memory (PCM) devices face challenges with thermal interference between adjacent memory cells, leading to high reset currents required for data erasure.
Innovation Solution
A PCM cell structure is constructed with multiple phase change memory layers and multiple heat transfer layers in an alternating configuration, along with airgaps to improve heat efficiency and reduce thermal interference.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multiple phase change layers are used to increase storage capacity, then memory density is improved, but thermal interference between adjacent cells increases
Solution Approach 1:
Heat transfer layers with high thermal conductivity are inserted between adjacent phase change layers to act as thermal intermediaries. These layers rapidly conduct heat away from the phase change regions, preventing thermal accumulation and reducing thermal interference between neighboring memory cells, thereby enabling higher storage capacity without compromising thermal isolation.
Solution Approach 2:
The patent applies different thermal conductivity properties to different regions of the memory structure. Heat transfer layers with high thermal conductivity are strategically positioned between phase change layers to provide localized thermal management, while the phase change layers themselves maintain their specific thermodynamic properties for data storage functionality.
2Reliability
If high reset current is used to ensure reliable data erasure, then data erasure reliability is improved, but energy consumption increases
Solution Approach 1:
The heat transfer layers serve as thermal intermediaries that efficiently conduct heat during the reset operation, ensuring uniform and complete melting of the phase change material. This reliable heat distribution enables data erasure at lower current levels, reducing energy consumption while maintaining erasure reliability.
Solution Approach 2:
The patent modifies the thermal parameters of the memory structure by introducing high thermal conductivity heat transfer layers. This changes the heat distribution characteristics, allowing for more efficient energy utilization during reset operations and reducing the peak current required for reliable data erasure.
3Device complexity
If traditional single-layer PCM structure is used to maintain simple device architecture, then manufacturing complexity is reduced, but thermal management efficiency deteriorates
Solution Approach 1:
The memory structure is segmented into alternating layers of phase change material and heat transfer material. This segmentation creates a multi-layer stack where each layer performs a specific function: phase change layers for data storage and heat transfer layers for thermal management. This segmented architecture improves thermal management efficiency while maintaining compatibility with existing manufacturing processes.
Solution Approach 2:
The patent employs a composite structure combining phase change materials (for data storage) with heat transfer materials (for thermal management). This composite layered structure integrates both storage and thermal management functions within a unified architecture, improving overall device performance without significantly increasing manufacturing complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The alternating configuration of phase change memory and heat transfer layers, combined with airgaps, effectively reduces the reset current required for PCM devices, enhancing their performance and stability.
Implementation Method 1
constructing a PCM cell structure including a plurality of phase change memory layers and a plurality of heat transfer layers
Implementation Method 2
combined with airgaps, effectively reduces the reset current required for PCM devices, enhancing their performance and stability
Data Source
AI summary
A method is presented for reducing a reset current for a phase change memory (PCM). The method includes forming a bottom electrode, constructing a PCM cell structure including a plurality of phase change memory layers and a plurality of heat transfer layers, wherein the plurality of phase change memory layers are assembled in an alternating configuration with respect to the plurality of heat transfer layers, and forming a top electrode over the PCM cell structure. The plurality of phase change memory layers are arranged perpendicular to the top and bottom electrodes. Additionally, airgaps are defined adjacent the PCM cell structure.