Phase Change Memory Bit Line Stress Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In phase change memory technologies, compressive residual stresses in the top electrode and metal silicon nitride layers cause bit lines to warp and bend, leading to potential shorting between neighboring bit lines, and increasing tensile stress in the metal bit line to counteract this often results in higher electrical resistivity and roughness, degrading performance.
Innovation Solution
Incorporating a metal silicide layer between the metal silicon nitride layer and the metal bit line to increase tensile stress without adjusting deposition parameters, thereby reducing bit line bending and maintaining suitable resistivity and roughness levels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Shape
If tensile stress in the metal bit line is increased to counteract compressive stress, then bit line bending is reduced, but electrical resistivity and roughness increase, degrading performance
Solution Approach 1:
A metal silicide layer is introduced as an intermediary between the metal silicon nitride layer and the metal bit line. This intermediate layer serves as a stress management interface that allows tensile stress to be applied to counteract compressive stress from underlying layers without directly increasing the resistivity and roughness of the bit line itself, thus resolving the contradiction between shape stability and electrical performance
2Shape
If deposition parameters are adjusted to increase tensile stress in the metal bit line, then bit line warping is reduced, but manufacturing complexity increases
Solution Approach 1:
The originally single-layer metal bit line structure is segmented into a multi-layer structure consisting of the metal bit line and an additional metal silicide layer. This segmentation allows stress management to be achieved through the properties and configuration of the added layer rather than through complex adjustments to the deposition parameters of the existing bit line, thereby reducing manufacturing complexity while maintaining shape stability
Data Source
AI summary
A phase change memory structure (100) includes a phase change material layer (110), a top electrode layer (120) above the phase change material layer, a metal silicon nitride layer (130) in contact with the top electrode layer opposite from the phase change material layer, a metal silicide layer (140) in contact with the metal silicon nitride layer opposite from the top electrode layer, and a conductive metal bit line (150) in contact with the metal silicide layer opposite from the metal silicon nitride layer.