Phase-Change Memory Broken Word Line Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The miniaturization of next-generation memories, such as phase-change memory devices, leads to increased difficulties in precise manufacturing, resulting in defective memory cells due to issues like underexposure in lithography processes and resist collapse, causing operational failures and short circuits.
Innovation Solution
The implementation of a phase-change memory device with a broken line configuration for the outermost word lines, which electrically disconnects memory cell structures, reducing the number of defective cells by treating them as dummy structures and ensuring a sufficient active cell array region even during miniaturization.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If memory miniaturization is pursued to reduce chip area, then chip area is reduced, but manufacturing precision deteriorates leading to increased defective memory cells
Solution Approach 1:
The word lines are segmented into continuous lines and broken lines. The broken lines create discontinuous conductive paths at specific regions, allowing the structure to be divided into functional segments. This segmentation enables the outermost regions to be treated as dummy structures while maintaining precise manufacturing control for the active cell array region.
Solution Approach 2:
Different regions of the memory device are assigned different functional qualities. The continuous word line regions provide electrical connectivity for active memory cells, while the broken line regions create dummy structures that do not form functional memory cells. This local differentiation allows precise manufacturing in critical areas while accommodating miniaturization constraints.
2Reliability
If continuous word lines are used to ensure electrical connectivity, then electrical connectivity is maintained, but defective memory cells increase due to lithography issues at array ends
Solution Approach 1:
The word lines are segmented into continuous and broken configurations. Continuous word lines maintain electrical connectivity for active memory cells, while broken word lines at array ends prevent the formation of defective memory cells in regions prone to lithography issues. This selective segmentation resolves the contradiction between connectivity and manufacturing precision.
Solution Approach 2:
The broken line configuration converts the harmful effect of lithography variability at array ends into a beneficial feature by intentionally creating discontinuities that prevent defective cell formation. What would normally be a manufacturing challenge becomes a design feature that improves overall device reliability.
3Productivity
If outermost memory cell structures are formed to maximize array utilization, then array utilization is improved, but operational failures increase due to short circuits from underexposure
Solution Approach 1:
By segmenting the word lines into broken configurations at array ends, the design creates a clear distinction between active and dummy regions. This segmentation allows the array to be fully utilized for active cells in continuous regions while preventing defective cell formation in broken line regions, thereby maintaining high productivity without sacrificing reliability.
Solution Approach 2:
The problematic outermost memory cell structures that would form due to lithography underexposure are extracted or removed by using broken line configurations. This prevents the formation of short circuits while maintaining maximum utilization of the active array region where continuous word lines are used.
Data Source
AI summary
According to one embodiment, a semiconductor storage device includes a plurality of parallel first interconnects extending in a first direction, a plurality of parallel second interconnects which extend in a second direction perpendicular to the first direction and which make a two-level crossing with respect to the first interconnects, and memory cell structures provided in regions where the first interconnects and the second interconnects make two-level crossings, the memory cell structures being connected on one end to the first interconnects and connected on the other end to the second interconnects, the memory cell structure including a variable resistive element and a non-ohmic element which are connected in series, wherein the endmost first interconnect is disconnected in at least one portion.