PCM Memory Controller Bit Alterability and Overwrite Speed
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current flash memory systems, including those using NAND technology, face challenges with slow write speeds and complex data management due to their architecture, which is not significantly improved by replacing them with Phase-Change Memory (PCM) without modifying the controller circuit and its interaction with the storage bus interface.
Innovation Solution
Modifying the controller circuit and its interaction with the storage bus interface to leverage the unique advantages of PCM, such as bit alterability and simplified data management, to improve write and read speeds, and simplifying the memory controller by removing unnecessary functions like block erasing and wear leveling, allowing for operations like overwrite and write range commands.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If PCM is used to replace flash memory without modifying the controller circuit, then non-volatile storage is achieved, but write speed and data management complexity are not improved
Solution Approach 1:
The patent changes the operational parameters of the memory system by modifying the controller circuit to exploit PCM's unique characteristics. Specifically, it enables bit-level alterability (changing from block-level operations in flash to single-bit operations in PCM), implements simplified write operations without require sequential erasing, and uses PCM's inherent random access capability for both read and write operations, thereby achieving significant write speed improvement while maintaining non-volatile storage
2Reliability
If flash memory controller functions (bad blocks management, error correction, wear leveling) are implemented, then reliability is improved, but write and read operations are further slowed
Solution Approach 1:
The patent extracts and removes unnecessary controller functions from the PCM memory system. Since PCM inherently supports bit-level random access and does not suffer from flash's block erasure requirements or wear issues, the patent eliminates bad block management, wear leveling algorithms, and complex error correction protocols, retaining only essential functions. This extraction reduces controller complexity and accelerates operations while maintaining adequate reliability through PCM's inherent stability
3Adaptability or versatility
If flash memory uses standardized interfaces (MMC, eMMC), then compatibility is improved, but interface complexity and management overhead increase
Solution Approach 1:
The patent changes the interface parameters by designing a simplified bus interface that maintains compatibility with existing storage bus standards while exploiting PCM's unique capabilities. The interface is modified to support bit-level random access operations, direct write commands, and eliminate protocols designed for flash's block erasure methodology. This parameter change reduces controller complexity and management overhead while preserving compatibility with standardized interfaces
Data Source
AI summary
Various embodiments comprise apparatuses and methods including a memory controller to control a non-volatile memory array. The memory controller includes a memory array interface coupled to the non-volatile memory array to perform reads and writes on the non-volatile memory array. An overwrite module is configured to write a desired bit value to a specific memory cell within the non-volatile memory array, after receiving the desired bit value and a logical address, regardless of an original value of the memory cell Additional apparatuses and methods are described.