Phase Change Memory Programming via Differential Amplifier Feedback
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Phase change memory devices face reliability issues due to statistical process variations, particularly in multiple level cell configurations, where a small portion of memory cells, known as tail bits, can fall out of normal resistance distributions, affecting program performance and requiring repetitive set-verify-set operations that impact efficiency.
Innovation Solution
A memory device and method that eliminates or reduces the need for repetitive set and verify pulses by using a differential amplifier to monitor resistance and control program current pulses, allowing for direct transition between resistance states without the need for multiple pulses, thereby improving program performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If set-verify-set operations are used to fix tail bits, then reliability is improved, but program performance deteriorates due to repetitive bias changes
Solution Approach 1:
The patent implements a feedback mechanism where the sense amplifier continuously monitors the resistance state of the memory cell during the set operation. The verify signal generated by the sense amplifier feeds back to control the program pulse, allowing the system to automatically detect when the memory cell has reached the desired resistance state and stop applying program pulses, thereby eliminating the need for repetitive set-verify-set operations and improving program performance while maintaining reliability
Solution Approach 2:
The sense amplifier performs self-verification by automatically detecting the resistance state of the memory cell during programming. This self-service mechanism allows the system to autonomously determine when programming is complete without requiring external verification operations, reducing the number of bias changes and improving programming efficiency while ensuring accurate resistance state achievement
2Manufacturing precision
If repetitive set and verify pulses are applied, then resistance state accuracy is improved, but operation time increases
Solution Approach 1:
The sense amplifier provides real-time feedback on the memory cell's resistance state during programming. This continuous monitoring allows the system to achieve precise resistance state control in a single programming operation by automatically adjusting the program pulse duration based on the detected resistance value, eliminating the need for multiple repetitive pulses and reducing operation time while maintaining high precision
3Measurement precision
If bias arrangements are changed between set and verify operations, then measurement accuracy is improved, but device complexity increases
Solution Approach 1:
The patent merges the sensing and programming functions into a unified operation. The sense amplifier is integrated to work concurrently with the program pulse generation, allowing resistance measurement and programming to occur simultaneously within the same circuit architecture. This integration maintains measurement precision while reducing the complexity of separate bias control arrangements by eliminating the need for distinct verify operation circuits
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances the reliability and efficiency of phase change memory devices by reducing the impact of tail bits and improving program performance by directly controlling the resistance state transitions within the memory cells.
Implementation Method 1
phase change material that exhibit a large resistivity contrast between crystalline (low resistivity) and amorphous (high resistivity) phases
Implementation Method 2
an electrical current pulse passed through the phase change memory cell can set or reset the resistivity phase of the phase change memory element
Data Source
AI summary
A memory device includes an array of programmable resistance memory cells, a differential amplifier coupled to the array, and current circuitry providing a program current to the bit line. The differential amplifier senses a voltage difference between a first voltage on a bit line coupled to a memory cell and a reference voltage, and provides a feedback signal in response to the voltage difference. Control circuitry is coupled to the array and the differential amplifier, and configured to execute a program operation to change the memory cell in a first resistance state to a second resistance state, including selecting a voltage level for the reference voltage which correlates with the second resistance state, turning on the current circuitry to apply a program pulse of program current to the memory cell, and enabling the differential amplifier, where the current circuitry turns off the program current in response to the feedback signal.