Phase Change Memory Reset Pulse Trailing Edge Time
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Phase change memory (PCM) devices with reduced programming windows experience increased read errors due to narrower margins between set and reset states, limiting their reliability and performance.
Innovation Solution
Implementing a structural relaxation (SR) phenomenon by adding a trailing edge time (TET) to the duration of an electrical reset pulse in PCM cells, which shifts the reset state to a higher resistance level, thereby widening the programming window between set and reset states.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If alternative phase-change materials with improved reliability and performance are used, then reliability and performance are improved, but the programming window margin between set and reset states is reduced
Solution Approach 1:
The patent applies parameter changes by modifying the reset pulse duration to include a trailing edge time (TET) component. This temporal parameter adjustment induces structural relaxation in the phase-change material, shifting the reset state resistance to higher values and thereby expanding the programming window margin without changing the material composition itself.
Solution Approach 2:
The patent implements preliminary action by introducing a trailing edge time period after the main reset pulse. This extended duration allows structural relaxation to occur during the pulse tail, preemptively establishing a higher resistance reset state before the read operation begins, thus widening the margin in advance.
2Productivity
If alternative phase-change materials with improved reliability and performance are used, then performance is improved, but the programming window margin between set and reset states is reduced
Solution Approach 1:
The patent modifies the temporal parameters of the reset pulse by adding a trailing edge time component. This parameter change induces structural relaxation that shifts the reset state to higher resistance values, thereby expanding the programming window margin while preserving the performance benefits of alternative phase-change materials.
3Device complexity
If a reduced programming window is used, then device complexity is reduced, but readout margin between set and reset states is narrowed
Solution Approach 1:
The patent applies preliminary action by extending the reset pulse duration with a trailing edge time period that induces structural relaxation. This preemptively establishes a higher resistance reset state, widening the readout margin before the read operation occurs, thus improving measurement precision without adding device complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The modified reset pulse with TET enhances the resistance of the reset state, improving the readout margin and reducing read errors by allowing for better discrimination between set and reset states, thus increasing the reliability and performance of PCM devices.
Implementation Method 1
Implementing a structural relaxation (SR) phenomenon by adding a trailing edge time (TET) to the duration of an electrical reset pulse in PCM cells, which shifts the reset state to a higher resistance level
Data Source
AI summary
Subject matter disclosed herein relates to techniques involving a structural relaxation (SR) phenomenon for increasing resistance of a Reset state of phase change memory.