On-Chip Security Key Using Phase Change Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional on-chip security key technologies face challenges in maintaining key security due to transistor mismatch in SRAM-based solutions and the risk of key leakage in permanent storage methods, while phase change memory (PCM) offers larger cell-to-cell variation and abrupt resistance changes, enabling secure key generation on demand.
Innovation Solution
The method involves forming on-chip security keys using a pair of phase change memory (PCM) elements connected in series with a programming transistor and a CMOS inverter, where PCM elements are set to a low resistance state and a RESET pulse is applied to generate a security bit, allowing for dynamic key generation and erasure, preventing key theft.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If SRAM-based security key storage is used, then key generation is enabled, but transistor mismatch causes security vulnerabilities
Solution Approach 1:
The patent changes the physical parameter basis from transistor electrical characteristics (prone to mismatch) to PCM resistance states (with abrupt, well-defined transitions). By using resistance state changes in PCM cells instead of transistor threshold variations, the system achieves more reliable and consistent security key generation across manufacturing variations.
Solution Approach 2:
The patent creates a copy mechanism where the security key is not permanently stored but dynamically generated by copying the resistance state configuration of PCM cells. This allows the key to exist transiently for authentication purposes while maintaining security through erasure capability, avoiding the permanent storage vulnerability.
2Duration of action of stationary object
If permanent storage methods are used, then key retention is achieved, but key leakage risk increases
Solution Approach 1:
The patent implements dynamic key management where the security key exists only transiently in the PCM resistance states during active use. The key can be generated, used for authentication, and then erased by resetting the PCM cells to their initial state. This dynamic existence model eliminates permanent storage vulnerabilities while maintaining operational retention during authentication sequences.
Solution Approach 2:
The patent treats the security key as a short-lived object that is generated on-demand and discarded after use. The PCM cells serve as temporary storage that can be easily reset, making the key effectively disposable after authentication. This approach prioritizes security over persistent retention, accepting key regeneration overhead in exchange for eliminating leakage risks.
3Reliability
If PCM elements are used for key generation, then key security is enhanced through variability, but additional circuit complexity is introduced
Solution Approach 1:
The patent makes the PCM cells serve multiple functions: they act as both the storage element for security key data and the source of variability for key generation. The same PCM resistance states that provide the security variability also enable the key bits themselves, eliminating the need for separate variability-generating components and reducing overall circuit complexity.
Solution Approach 2:
The patent merges the key storage function and the variability source into a single PCM cell structure. Instead of using separate components for key storage and variability generation (as in SRAM-based approaches), the PCM resistance states simultaneously provide both the key value and the inherent variability, simplifying the overall circuit architecture while maintaining security.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach provides secure on-chip key generation with inherent variability and transient key existence, reducing the risk of key leakage and enhancing security by utilizing PCM's unique properties for dynamic key creation and erasure.
Implementation Method 1
In PCM devices, data can be stored or erased by heating or cooling a phase-change layer therein.
Implementation Method 2
Data can be stored or erased by heating or cooling a phase-change layer therein
Data Source
AI summary
A method is presented for forming an on-chip security key. The method includes electrically connecting a pair of phase change memory (PCM) elements in series, electrically connecting a programming transistor to the pair of PCM elements, electrically connecting an input of an inverter to a common node of the pair of PCM elements, setting the PCM elements to a low resistance state (LRS) in an initialization stage, applying a RESET pulse to generate a security bit and to cause one of the PCM elements to change to a high resistance state (HRS), and generating a logic “1” or “0” at the output of the inverter.