Phase Change Material Switch Layout Without CMP Planarization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The manufacturing of phase change material switches using multiple chemical mechanical polishing processes is costly, and there is a need to reduce or eliminate these processes to lower production costs.
Innovation Solution
A method for manufacturing phase change material switches that involves forming a substrate with CMOS transistors, metal interconnect structures, and dielectric material layers without relying on chemical mechanical planarization until the formation of electrodes, using a dielectric spacer, phase change material, and conductive barrier layers, which allows for the integration of a phase change material switch without the need for chemical mechanical planarization during its formation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If multiple chemical mechanical polishing processes are used to manufacture phase change material switches, then manufacturing precision is improved, but manufacturing cost increases
Solution Approach 1:
The patent extracts and eliminates the chemical mechanical polishing processes from the manufacturing sequence, replacing them with an alternative approach using sacrificial dielectric layers and planarization layers that achieve the necessary surface flatness without expensive CMP equipment and processing steps
Solution Approach 2:
The patent introduces sacrificial dielectric layers and planarization layers that are temporarily added to achieve surface planarity, then removed or integrated into the final structure. These disposable-like layers enable precision without permanent complex processing steps
2Manufacturing precision
If multiple chemical mechanical polishing processes are used, then surface flatness is improved, but production time increases
Solution Approach 1:
The patent performs preliminary planarization by depositing planarization layers over sacrificial dielectric layers before final device assembly, achieving surface flatness in advance without requiring multiple sequential CMP steps during the main manufacturing flow
Solution Approach 2:
The patent merges the planarization function with the sacrificial layer structure, combining multiple functions (surface flattening, spacing, protection) into integrated layers that reduce the total number of separate processing steps
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces manufacturing costs by eliminating the need for chemical mechanical planarization during the phase change material switch formation, while maintaining the functionality of the switch by controlling the resistive states through the phase change material's crystallization and amorphization.
Implementation Method 1
a middle portion of the phase change material line is heated to a first temperature above a melting point of the phase change material... the middle portion of the phase change material line is cooled at a first cooling rate to induce crystallization of the phase change material in the middle portion of the phase change material line
Implementation Method 2
a middle portion of the phase change material line is heated to a first temperature above a melting point of the phase change material
Data Source
AI summary
A dielectric isolation layer having a top surface may be formed over a substrate. A heater line, a phase change material (PCM) line, and an in-process conductive barrier plate may be formed over the dielectric isolation layer. An electrode material layer may be formed over the in-process conductive barrier plate. The electrode material layer and the in-process conductive barrier plate may be patterned such that patterned portions of the in-process conductive barrier plate include a first conductive barrier plate contacting a first area of a top surface of the PCM line, and a second conductive barrier plate contacting a second area of the top surface of the PCM line, and patterned portions of the electrode material layer include a first electrode contacting the first conductive barrier plate and a second electrode contacting the second conductive barrier plate.