Phase Change Memory Voltage Control for Programming Disturbance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current non-volatile memory technologies face challenges such as non-volatility issues, soft error rates, high-voltage requirements, and reliability concerns, particularly in SRAM, DRAM, and embedded FLASH memories, while Phase Change Memory (PCM) offers favorable write speeds and compatibility with CMOS processes but struggles with programming disturbances affecting adjacent cells.
Innovation Solution
The implementation of Phase Change Memory (PCM) with voltage controlling elements to minimize programming disturbances by controlling the voltage of unaddressed bit lines during programming, using chalcogenide materials like Ge2Sb2Te5, and employing selector devices like bipolar junction transistors or CMOS devices to manage the phase change of memory cells, ensuring data retention and reducing unwanted state changes in adjacent cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If high voltage programming pulse is applied to PCM cells to achieve fast write speeds, then programming speed is improved, but programming disturbance on adjacent unaddressed cells increases
Solution Approach 1:
A voltage control element (such as a transistor or diode) is introduced as an intermediary between the bit line and unaddressed PCM cells. This intermediary actively controls and limits the voltage that can appear on unaddressed cells during programming, preventing the harmful voltage spikes that cause programming disturbance while allowing fast programming of addressed cells.
Solution Approach 2:
The patent dynamically changes the voltage parameter on unaddressed bit lines during the programming operation. By applying a control voltage to the voltage control element, the system modifies the electrical state of unaddressed cells to prevent them from experiencing harmful voltage levels, thereby eliminating programming disturbance without sacrificing programming speed.
2Reliability
If voltage control elements are added to reduce programming disturbance, then reliability is improved, but device complexity increases
Solution Approach 1:
The voltage control element is designed to perform multiple functions: it acts as a normal memory cell during read operations, serves as a voltage regulator during programming of adjacent cells, and can be integrated into existing PCM array structures. This multi-functionality reduces the need for completely separate control circuitry, thereby limiting the increase in device complexity.
Solution Approach 2:
The patent merges the voltage control functionality with the existing PCM cell structure. The voltage control element shares physical and functional characteristics with regular PCM cells, allowing it to be integrated into the same array architecture. This merging approach avoids adding entirely separate control mechanisms and minimizes the increase in device complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances data retention and reduces programming disturbances in PCM cells, improving the reliability and endurance of non-volatile memory devices by accurately controlling the phase change process and preventing unwanted changes in unaddressed cells during programming.
Implementation Method 1
Phase Change Memory (PCM) ... based on phase change materials
Implementation Method 2
a heater element (112) and a phase change material (114)... The collector (802) is in a P-type well shared by all cells in the array, while the base (804) is in a N-type well stripe in the word line direction
Data Source
AI summary
A Phase Change Memory device with reduced programming disturbance and its operation are described. The Phase Change Memory includes an array with word lines and bit lines and voltage controlling elements coupled to bit lines adjacent to an addressed bit line to maintain the voltage of the adjacent bit lines within an allowed range.