Phase Change Memory Write Driver Circuit Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional phase change memory devices require higher current consumption during reset operations due to the need for both set and reset currents being generated using a single current driving circuit, leading to unnecessary power usage.
Innovation Solution
A phase change memory device with a write driver circuit that includes separate set and reset current drivers, allowing the reset current to be generated independently through a dedicated reset current driver, reducing current consumption by eliminating the need for the second current path.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If a single current driving circuit is used to generate both set current and reset current, then device complexity is reduced, but current consumption increases during reset operations
Solution Approach 1:
The single current driving circuit is segmented into two separate circuits: a set current driving circuit and a reset current driving circuit. This segmentation allows each circuit to be optimized for its specific function, with the reset current driving circuit dedicated solely to generating reset current, thereby eliminating the unnecessary second current path and reducing overall current consumption during reset operations.
2Ease of manufacture
If a single current driving circuit generates both set and reset currents, then manufacturing simplicity is maintained, but power efficiency deteriorates
Solution Approach 1:
The current driving functionality is segmented into separate set and reset current driving circuits. The reset current driving circuit is designed to generate only reset current, eliminating the need for the second current path that caused power loss. This segmentation achieves better power efficiency while maintaining reasonable manufacturing simplicity through modular circuit design.
3Use of energy by moving object
If separate set and reset current drivers are used, then current consumption is reduced, but device complexity increases
Solution Approach 1:
The current driving function is divided into separate set and reset current driving circuits, each optimized for its specific current generation task. This segmentation reduces current consumption by eliminating the second current path while the modular architecture keeps the increase in device complexity manageable through standardized circuit designs.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution reduces current consumption by approximately 0.2 milliampere during reset operations compared to conventional systems, improving power efficiency in phase change memory devices.
Implementation Method 1
the state of a phase change material, such as Ge—Sb—Te (GST), is used to indicate a data value
Implementation Method 2
the phase change material is responsive to resistive heating induced by current applied via bitline BL
Implementation Method 3
when electrical current is applied to the phase change material such that its temperature rises above a defined melting point temperature TM during a first time period T1, the phase change material is said to be 'quenched,' and the phase change material enters its amorphous state
Implementation Method 4
when the phase change material is heated to and held at a predetermined temperature lower than the melting point temperature TM but higher than a crystallization temperature Tc during a second time period T2 longer than the first time period T1, and thereafter slowly cooled, the phase change material enters its crystalline state
Data Source
AI summary
A phase change memory device is disclosed. It includes a memory cell array including a plurality of memory cells programmed in relation to a phase change material, and a write driver circuit configured to provide a set current and a reset current to a selected memory cell. The write driver circuit includes a set current driver configured to provide the set current and a reset current driver configured to provide the reset current.