PCM Write Flexibility via Stepping Algorithm Candidate Selection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing methods for writing data into PCM storage devices require different algorithms for varying bit quantities, leading to low flexibility and difficulty in configuring algorithms for all bit quantities, limiting the efficiency of write operations.
Innovation Solution
A method that generates a candidate data set using a preset stepping algorithm, allowing data to be written into PCM storage devices by selecting data that meets a preset rule, such as minimal Hamming distance, regardless of bit quantity, enabling flexible write operations across different optimization granularities.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If different algorithms are configured for different bit quantities of the data flag, then data conversion can be performed for specific bit quantities, but flexibility in performing write operations is low and it is difficult to configure algorithms for all bit quantities
Solution Approach 1:
The patent applies universality by designing a single data conversion apparatus that can handle multiple bit quantities through configurable parameters. The apparatus uses a unified algorithm framework with adjustable data flag bit quantities, allowing it to perform data conversion for different bit widths (e.g., 8-bit, 16-bit, 32-bit) without requiring separate algorithms for each case. This multi-functional design resolves the contradiction by enabling the system to adapt to various bit quantities while maintaining a consistent algorithmic approach.
Solution Approach 2:
The patent employs parameter changes by making the data flag bit quantity a configurable parameter rather than a fixed value. The apparatus allows dynamic adjustment of the data flag bit quantity based on the specific application requirements. By changing this parameter, the same algorithm can efficiently handle different bit quantities, thereby improving flexibility without increasing the number of algorithms needed.
2Manufacturing precision
If multiple algorithms are used for different bit quantities, then specific data conversion requirements can be met, but the complexity of configuring and managing these algorithms increases
Solution Approach 1:
The patent applies universality by designing a single data conversion apparatus that can handle multiple bit quantities through configurable parameters. The apparatus uses a unified algorithm framework with adjustable data flag bit quantities, allowing it to perform data conversion for different bit widths (e.g., 8-bit, 16-bit, 32-bit) without requiring separate algorithms for each case. This multi-functional design resolves the contradiction by enabling the system to adapt to various bit quantities while maintaining a consistent algorithmic approach.
Solution Approach 2:
The patent employs parameter changes by making the data flag bit quantity a configurable parameter rather than a fixed value. The apparatus allows dynamic adjustment of the data flag bit quantity based on the specific application requirements. By changing this parameter, the same algorithm can efficiently handle different bit quantities, thereby improving flexibility without increasing the number of algorithms needed.
Data Source
Figure 1
Figure 2~3
Figure 4
AI summary
Embodiments of the present invention provide a method, an apparatus, and a system for reading and writing data, which relate to the computer field, can resolve a problem in the prior art that different algorithms need to be configured for write operations on storage devices of different optimization granularities, and improve flexibility of the write operations on storage devices. The method includes: acquiring first data to be written into a storage device and an address for the first data; acquiring, according to the address, second data that has been written into the storage device; acquiring configuration information, where the configuration information includes a data bit width, a bit quantity of a data flag, and a preset stepping algorithm; generating, according to the bit quantity of the data flag and the bit width of the first data and by using the preset stepping algorithm, a candidate data set corresponding to the first data; comparing data in the candidate data set with the second data, so as to acquire third data that is in the candidate data set and meets a preset rule; and writing the third data into the storage device according to the address, so as to calculate and read the first data, when the first data needs to be read from the storage device.