Phase Change Memory Read Voltage Control via Snap-Back Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current nonvolatile memory technologies, such as DRAM and Flash memory, face limitations in operational speed and data retention characteristics, with next-generation memory technologies like PRAM offering fast speed but requiring improved read operations to enhance data retention and reduce power consumption.
Innovation Solution
A nonvolatile memory apparatus comprising a memory cell, read voltage circuit, read current circuit, and snap-back detection circuit, which performs a first read operation with a first voltage and current, and a second read operation with a higher voltage and current if snap-back is not detected, to determine and correct the resistance state of the memory cell, thereby optimizing data retention and reducing power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of energy
If a first read operation is performed with a first read voltage to detect snap-back, then power consumption is reduced and data retention is improved, but read operation speed decreases due to the additional conditional second read operation
Solution Approach 1:
The patent applies partial action by performing only the necessary read operations. When snap-back is detected in the first read operation, the system performs only that single read operation instead of always performing both read operations. This conditional execution reduces unnecessary power consumption while maintaining read speed for cases where snap-back detection is sufficient.
2Reliability
If a second read operation with higher voltage and current is always performed, then data retention is improved by correcting resistance state disturbances, but power consumption increases
Solution Approach 1:
The patent uses feedback by detecting snap-back occurrence in the first read operation and using this detection result to control whether to perform the second read operation. The snap-back detection circuit provides feedback information that determines the subsequent read operation strategy, enabling the system to apply higher voltage and current only when necessary to correct resistance state disturbances, thereby optimizing both data retention and power consumption.
3Reliability
If snap-back detection circuit is added to detect snap-back and control read operations, then data retention and power efficiency are improved, but device complexity increases
Solution Approach 1:
The snap-back detection circuit serves multiple functions: it detects snap-back occurrence during the first read operation, generates control signals to determine whether to perform the second read operation, and indirectly controls power consumption and data retention. By making this single circuit multi-functional, the patent reduces the need for separate dedicated circuits for each function, thereby minimizing the increase in overall device complexity while achieving improved reliability and power efficiency.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution enables efficient data read operations with reduced power consumption by selectively performing a second read operation based on snap-back detection, effectively mitigating disturbances and improving data retention in phase change memory cells.
Implementation Method 1
PRAM has a phase change memory cell including a chalcogenide and is capable of storing data by changing a resistive value of the memory cell
Implementation Method 2
The snap-back detection circuit may be configured to generate a detection signal by detecting a snap-back of the memory cell
Data Source
AI summary
A nonvolatile memory apparatus performs a plurality of read operations by using a plurality of read voltages. A first read operation is performed by applying a first read voltage to a memory cell. A second read operation is selectively performed based on whether a snap-back of the memory cell occurs during the first read operation. The second read operation is performed by applying a second read voltage having a higher voltage level than the first read voltage to the memory cell.