PCRAM Memory Cell Profile for Lower Reset Current and Higher Density
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Flash memory faces scaling difficulties, necessitating the exploration of alternative nonvolatile memory technologies like phase change memory (PCM) that require advancements in manufacturing processes to enhance integration density and performance.
Innovation Solution
A method for manufacturing a phase-change random access memory (PCRAM) device with a phase change layer having a specific profile, achieved through a two-step etching process, which reduces the critical dimension of the coupling area between the phase change layer and the conductive feature, thereby reducing the reset current and increasing device density without violating voltage or current constraints, and improving layer deposition uniformity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If the critical dimension of the coupling area between the phase change layer and the conductive feature is reduced, then the reset current is reduced and device density is increased, but the manufacturing precision requirements become more stringent
Solution Approach 1:
The etching process is divided into two distinct steps: a first etching step that etches the phase change layer and a second etching step that etches the underlying layers. This segmentation allows independent optimization of each etching step's parameters, enabling precise control of the coupling area critical dimension while maintaining manufacturability.
Solution Approach 2:
The patent employs parameter changes by adjusting etching conditions (such as etchant composition, temperature, and time) between the two etching steps to achieve the desired critical dimension. The selective etching rates are controlled through parameter optimization to precisely define the coupling area boundary.
2Manufacturing precision
If a two-step etching process is used to achieve specific profile, then the layer deposition uniformity is improved and voids/seams are prevented, but the manufacturing process complexity increases
Solution Approach 1:
The manufacturing process is segmented into two etching steps with distinct objectives: the first step creates the initial coupling area, and the second step refines the profile and prevents defect formation. This segmentation improves layer deposition uniformity while the modular nature of the process keeps complexity manageable through clear process separation.
Solution Approach 2:
The first etching step performs a preliminary action by creating the initial coupling area structure before the second step refines it. This preliminary formation allows subsequent layers to be deposited more uniformly and prevents voids or seams from forming during later processing steps.
3Use of energy by moving object
If the phase change layer width is decreased to centralize heating, then the reset current is reduced, but the area available for current flow is reduced
Solution Approach 1:
The patent applies local quality by creating a non-uniform width profile in the phase change layer through selective etching. The coupling area has a reduced width compared to other portions of the layer, concentrating the heating effect locally at the coupling area while maintaining sufficient overall area for current flow. This local modification achieves reset current reduction without compromising total functional area.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The approach reduces the reset current, increases device density, and prevents voids or seams during layer deposition, enhancing the performance and reliability of the semiconductor device by centralizing heating and avoiding oxidation issues.
Implementation Method 1
phase change memory (PCM) in which a phase of a PCM is employed to represent a unit of data
Implementation Method 2
heating of the phase change layer is centralized
Data Source
AI summary
A memory cell includes a dielectric structure, a storage element structure, and a top electrode. The storage element structure is disposed in the dielectric structure, and the storage element structure includes a first portion and a second portion. The first portion includes a first side and a second side opposite to the first side, where a width of the first side is less than a width of the second side. The second portion is connected to the second side of the first portion, where a width of the second portion is greater than the width of the first side. The top electrode is disposed on the storage element structure, where the second portion is disposed between the first portion and the top electrode.