PCRAM Write Path Architecture for Resistance Stabilization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Phase Change Random Access Memory (PCRAM) cells experience reliability issues due to degradation in resistivity when continually reset or set, leading to reduced sensing margins and overall reliability of the integrated circuit.
Innovation Solution
Implementing a write path architecture that identifies matching data states within a write command and prevents unnecessary rewriting, using a circuitry that reads and compares data bit-by-bit before writing, thereby avoiding redundant operations that cause degradation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If continual reset or set operations are performed on PCRAM cells, then write operations can be executed, but resistance degradation occurs leading to reduced sensing margins and reliability
Solution Approach 1:
The patent performs a read operation before the write operation to determine whether the data state needs to be changed. This preliminary action prevents unnecessary write operations that would cause resistance degradation, thereby maintaining sensing margins while still enabling productive write operations when needed.
Solution Approach 2:
The patent uses the result of the pre-write read operation as feedback to control whether the subsequent write operation should be executed. If the read data matches the write data, the write operation is inhibited, preventing resistance degradation. This feedback mechanism ensures reliability is maintained while allowing productive writes when necessary.
2Device complexity
If redundant write operations are performed on matching data states, then write path architecture is simple, but unnecessary current usage increases power consumption
Solution Approach 1:
The patent introduces a preliminary read operation before the write operation to identify matching data states. This additional step prevents redundant write operations and unnecessary current usage, reducing power consumption despite the increased operational complexity.
Solution Approach 2:
The patent uses feedback from the pre-write read operation to control the write operation. When data states match, the write operation is inhibited, preventing unnecessary current consumption. This feedback mechanism balances the trade-off between device complexity and power consumption by adding control logic that eliminates wasteful energy usage.
3Reliability
If pre-write read and compare operations are implemented, then resistance degradation is minimized, but write operation cycle time increases
Solution Approach 1:
The patent performs a preliminary read operation before the write operation to determine if resistance degradation should be prevented. This additional time is invested upfront to ensure resistance stability, accepting the trade-off of increased write cycle time for improved long-term reliability.
Solution Approach 2:
The patent uses feedback from the pre-write read operation to control whether the write operation proceeds. This feedback mechanism ensures resistance stability by preventing writes only when necessary, accepting the time penalty of the read-compare-write sequence in exchange for minimized resistance degradation and improved reliability.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach minimizes resistance degradation, enhances reliability, and results in power savings by avoiding unnecessary current usage, while maintaining efficient write operations.
Implementation Method 1
phase change material 34 can be set by passing a current therethrough, which modifies the material into a more conductive crystalline state
Implementation Method 2
set by passing a current therethrough, which modifies the material into a more conductive crystalline state
Data Source
AI summary
An improved architecture and method for operating a PCRAM integrated circuit is disclosed which seeks to minimize degradation in the resistance of the phase change material in the cells. When an attempt is made during a write command to write a data state to a bit which already has that data state, such matching data states are identified and writing to those bits is precluded during the write command. In one embodiment, both the incoming data to be written to a bit and the data currently present at that bit address are latched. These latched data are then compared (e.g., with an XOR gate) to determine which bits have a matching data state. The results of this comparison are used as an enable signal to the write (column) driver in the PCRAM memory array, with the effect that only data bits having different data state are written, while data bits having a matching data state are not needlessly re-written. Because matching data states are ignored, reliability problems associated with such redundant writing are alleviated, and power is saved.