Peak-Detected Reception Circuit for Low-Noise Bit Timing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing reception circuits require multiple clock signals and signal lines for 01 determination, leading to increased circuit scale and potential bit determination errors due to noise and inter-symbol interference.

Innovation Solution

A reception circuit that integrates signals over time, detects peak points in the integrated waveform, and resets the integrated value and performs determinations based on these peak points, eliminating the need for multiple clock signals and signal lines.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If multiple reception circuits operate in synchronization with multiple clock signals to perform 01 determination every one-bit time, then determination accuracy is improved, but circuit scale increases

Engineering Contradiction:
Improve01 determination accuracyVSAvoidcircuit scale
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

Multiple reception circuits performing 01 determination are merged into a single reception circuit that uses integration to accumulate signal values over one-bit time. The integration circuit combines multiple signal samples, allowing accurate 01 determination without requiring multiple parallel reception circuits, thus reducing circuit scale while maintaining determination accuracy.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The reception circuit performs preliminary integration of the reception signal over one-bit time before performing 01 determination. By accumulating signal values in advance through integration, the circuit prepares enhanced signal levels that improve determination accuracy, eliminating the need for multiple parallel circuits operating simultaneously.

Inventive Principle:
Principle #10Preliminary action

2Stability of the object's composition

If multiple signal lines are used to input clock signals and 01 determination threshold to multiple reception circuits, then determination timing is synchronized, but circuit complexity increases

Engineering Contradiction:
Improvedetermination timing synchronizationVSAvoidsignal line quantity
Core Design Contradiction:
Stability of the object's compositionVSDevice complexity

Solution Approach 1:

The single reception circuit performs multiple functions: it integrates the reception signal, detects peak points, determines 01 values, and manages timing internally through integration time control. This multi-functional approach eliminates the need for separate signal lines to coordinate multiple circuits, reducing circuit complexity while maintaining synchronized determination timing.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The reception circuit determines its own optimal determination timing by detecting peak points in the integrated waveform. The circuit autonomously identifies when the integrated signal reaches its maximum value and performs 01 determination at that moment, eliminating the need for external clock signals and threshold input lines to control timing synchronization.

Inventive Principle:
Principle #25Self-service

3Ease of operation

If 01 determination is performed by comparing reception signal with threshold at constant timing, then circuit operation is simple, but noise influence increases

Engineering Contradiction:
Improvedetermination operation simplicityVSAvoidnoise influence
Core Design Contradiction:
Ease of operationVSObject-affected harmful factors

Solution Approach 1:

The reception circuit performs preliminary integration of the signal over one-bit time before comparison with the threshold. This preliminary accumulation enhances the signal level and averages out noise components, allowing simple threshold comparison to achieve accurate determination while reducing noise influence.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The determination timing dynamically adapts to the integrated waveform's peak point rather than using fixed constant timing. The circuit adjusts the comparison moment to when the integrated signal reaches maximum value, optimizing noise rejection while maintaining operational simplicity through automatic peak detection.

Inventive Principle:
Principle #15Dynamics

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach reduces circuit complexity and minimizes bit errors by using the integrated waveform's peak points to determine timing for resetting and determining signal levels, thereby improving signal quality and reducing noise influence.

Implementation Method 1

processing circuitry configured to integrate a reception signal for each integration time

Methodology Applied
Scientific EffectIntegration:

Implementation Method 2

detect a peak point of an integrated waveform of the reception signal

Methodology Applied
Scientific EffectPeak detection:

Data Source

PatentUS11418314B2Reception circuit
Publication Date: 2022.08.16 MITSUBISHI ELECTRIC CORP
  • US11418314B2 patent drawing
  • US11418314B2 patent drawing
  • US11418314B2 patent drawing

AI summary

On the basis of the peak point of the integrated waveform of the reception signal for each one-bit time, a timing of resetting the integrated value of the reception signal for each one-bit time and a timing of determining whether a voltage of the reception signal for each one-bit time is high or low are indicated.