Per-Core Voltage and Frequency Control via Integrated Regulators
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current power and thermal management in multi-core processors are inefficient due to the lack of independent voltage and frequency control for each core, leading to suboptimal power savings and performance in thermally constrained environments.
Innovation Solution
Implementing a fully integrated voltage regulator (FIVR) system where each core has its own voltage regulator, allowing for per-core control of power-performance states, enabling asymmetric workload execution and deterministic performance by varying voltage and frequency independently across cores.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If all cores share the same voltage setting, then device complexity is reduced, but power optimization and performance control for individual cores are limited
Solution Approach 1:
The voltage control system is segmented into multiple independent voltage regulators, with each regulator dedicated to controlling voltage for a specific core. This segmentation enables per-core voltage optimization without requiring a monolithic control structure, resolving the contradiction between device complexity and power optimization capability.
Solution Approach 2:
Each core is provided with its own voltage regulator that can independently adjust voltage settings according to the specific workload and performance requirements of that particular core. This local quality approach allows optimal power-performance balance for each core individually, rather than applying a uniform voltage setting across all cores.
2Loss of energy
If per-core voltage and frequency control is implemented, then power savings and performance optimization are improved, but device complexity increases
Solution Approach 1:
Multiple voltage regulators are integrated onto a single processor die, merging what would traditionally be separate discrete components into one unified device. This integration achieves per-core voltage control for power savings while avoiding the external complexity of multiple separate regulator components, thus improving power savings without proportionally increasing overall device complexity.
Solution Approach 2:
Each core has its own dedicated voltage regulator that can autonomously adjust voltage settings based on local workload conditions, enabling self-service voltage optimization without requiring complex centralized control logic. This distributes the control intelligence to where it is needed, reducing overall system complexity while achieving fine-grained power optimization.
3Ease of operation
If cores operate at uniform frequency, then control simplicity is maintained, but performance optimization for asymmetric workloads is limited
Solution Approach 1:
The system transitions from static uniform frequency control to dynamic per-core frequency control, where each core can independently adjust its operating frequency based on its specific workload requirements. This dynamic approach maintains control simplicity through standardized interfaces while enabling optimal performance for asymmetric workloads by allowing different cores to operate at different frequencies simultaneously.
Data Source
AI summary
In one embodiment, the present invention includes a processor having a plurality of cores and a control logic to control provision of a voltage/frequency to a first core of the plurality of cores independently of provision of a voltage/frequency to at least a second core of the plurality of cores. In some embodiments, the voltages may be provided from one or more internal voltage regulators of the processor. Other embodiments are described and claimed.