Per-DRAM Addressability Synchronizer Circuit for Write Command Signal Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing semiconductor memory devices face challenges in adapting to different PDA operational modes, particularly in ensuring synchronization of write command signals with the DQS clock, which is not fixed in continuous mode, leading to potential conflicts with legacy mode logic.
Innovation Solution
The implementation of a PDA synchronizer circuit that receives a write command signal and provides it in parallel to a delay circuit and a synchronizer synchronized to the DQS clock, ensuring that the write command signal is synchronized appropriately based on the PDA mode, whether continuous or legacy.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If the memory device supports continuous PDA mode with non-fixed DQS clock timing, then operational flexibility and adaptability are improved, but conflicts with legacy mode logic and synchronization reliability worsen
Solution Approach 1:
A synchronizer circuit is introduced as an intermediary component between the write command signal input and the internal memory logic. This synchronizer aligns the write command signal with the DQS clock edge, ensuring proper timing synchronization. The synchronizer acts as a mediator that translates asynchronous or variable-timing write commands into properly synchronized internal signals, resolving the conflict between flexible PDA mode operation and reliable legacy mode compatibility
Solution Approach 2:
The system dynamically adapts its timing behavior based on the operating mode. In continuous PDA mode, the DQS clock timing is non-fixed and flexible, while in legacy mode, fixed timing is maintained. The synchronizer circuit dynamically adjusts its synchronization behavior to match the current mode requirements, enabling the system to maintain reliability across different operational contexts without sacrificing adaptability
2Ease of operation
If the DQS clock timing is made non-fixed for continuous PDA mode operation, then ease of operation and flexibility are improved, but manufacturing precision and timing control worsen
Solution Approach 1:
The synchronizer circuit performs preliminary synchronization action on the write command signal before it reaches the internal memory logic. By pre-aligning the write command with the DQS clock edge in advance, the system ensures that subsequent operations can proceed with flexible timing without compromising the precision required for reliable memory operations. This preliminary timing adjustment enables ease of operation while maintaining manufacturing precision
3Reliability
If a synchronizer circuit is added to synchronize write command signals with DQS clock, then synchronization reliability is improved, but device complexity increases
Solution Approach 1:
The synchronizer circuit is implemented as a separate, modular functional block that can be independently designed and integrated. This segmentation allows the synchronization function to be added without redesigning the entire memory device, thereby improving reliability while minimizing the increase in overall device complexity. The modular approach enables the synchronizer to be inserted as a distinct component in the signal path
Data Source
AI summary
Apparatuses, systems, and methods for a per-DRAM addressability (PDA) synchronizer circuit. The PDA synchronizer circuit receives a write command signal which may be synchronous to a DQS clock as part of a first PDA mode or asynchronous as part of a second PDA mode. The PDA synchronizer circuit includes a delay path which provides a first PDA signal responsive to the write command signal and a synchronizer which provides a second PDA signal responsive to the write command signal. The PDA synchronizer circuit provides a synchronized write command signal responsive to whichever of the first PDA signal or the second PDA signal was provided first. When a PDA mode is disabled, the write command signal may be passed as the synchronized write command signal.