Peripheral Special Function Register Soft-Reset Disable

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional microcontroller systems require additional circuitry to maintain peripheral functions during soft resets, leading to interruptions in external circuitry operations, as peripherals like digital-to-analog converters (DACs) are reset along with the microcontroller, disrupting power supply references.

Innovation Solution

Incorporating a control bit in a special function register that allows peripherals to operate in a mode where only a power supply reset resets them, enabling them to maintain functionality during soft resets by selectively excluding soft resets through a multiplexer and flip-flop configuration.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a peripheral is reset along with the microcontroller during a soft reset, then the microcontroller returns to a known state, but the peripheral loses its output voltage settings and external circuitry operations are interrupted

Engineering Contradiction:
Improveperipheral functionality continuityVSAvoidreset control mechanism
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The reset function is segmented into two independent control paths: one for hard resets (POR, BOR) that always resets the peripheral, and another for soft resets (MCLR, software RESET) that can be selectively enabled or disabled. This is achieved through separate reset signal lines (rst_hard and rst_soft) and a control register bit (SRDIS) that selectively gates the soft reset signal to the peripheral, allowing the peripheral to maintain its state during soft resets while still being reset during hard resets.

Inventive Principle:
Principle #1Segmentation

2Reliability

If additional circuitry is added to maintain peripheral output during soft resets, then external circuitry can remain functional, but the device complexity and cost increase

Engineering Contradiction:
Improveexternal circuitry operation continuityVSAvoidcircuit configuration
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The peripheral device itself is equipped with the capability to maintain its output voltage settings during soft resets through the SRDIS control bit. Instead of requiring external circuitry to maintain the output, the peripheral's internal reset control logic is modified to ignore soft reset signals when SRDIS is set, allowing it to self-maintain its operational state and continue serving external circuitry without interruption.

Inventive Principle:
Principle #25Self-service

3Adaptability or versatility

If a control bit is added to selectively enable soft-reset disable function, then peripherals can maintain functionality during soft resets, but the register complexity increases

Engineering Contradiction:
Improvereset mode selectionVSAvoidspecial function register
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The SRDIS control bit provides localized control over the reset behavior of specific peripherals without affecting other devices. Each peripheral that requires soft-reset immunity can independently set its SRDIS bit, creating a customized reset behavior tailored to its specific application requirements. This local quality approach allows different peripherals within the same microcontroller to have different reset characteristics based on their functional needs.

Inventive Principle:
Principle #3Local quality

Data Source

PatentEP2810141B1Peripheral special function register with soft-reset disable
Publication Date: 2017.05.03 MICROCHIP TECHNOLOGY INC
  • EP2810141B1 patent drawingFigure 1~2
  • EP2810141B1 patent drawingFigure 3
  • EP2810141B1 patent drawing

AI summary

A microcontroller has a plurality of peripherals, and at least one control bit, wherein the control bit controls a reset of at least one peripheral such that in a first mode any type of reset resets the at least one peripheral of said plurality of peripherals and in a second mode only a power supply reset resets the at least one peripheral.