Persistent Error Detection in Digital Memory via Segmentation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Digital memory systems face increased susceptibility to data errors due to physical defects and reduced storage size, which complicates error detection and correction, especially as memory capacity grows, leading to persistent errors affecting multiple locations.

Innovation Solution

A method and apparatus for detecting persistent errors in digital memory by identifying error location information, grouping errors by position, and determining the number of errors within a specific area to determine the scope and persistence of errors, enhancing error correction capabilities.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If the physical size of each memory location is reduced to increase memory capacity, then the memory capacity increases, but the number of persistent and transient defects per memory location increases

Engineering Contradiction:
Improvememory capacityVSAvoiddata error rate
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The patent segments the memory system into multiple subdivisions and groups errors by their location within these subdivisions. By dividing the memory into manageable segments and analyzing error patterns within each segment, the system can identify persistent errors more effectively even as overall memory capacity increases and defect density rises.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent performs preliminary error detection and classification by analyzing error location information before final correction. The system proactively identifies persistent errors by examining error patterns across multiple accesses and subdivisions, allowing for preventive correction before data corruption becomes irreversible.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If error correction schemes use additional redundancy bits to correct more errors, then the error correction capability increases, but the storage efficiency decreases

Engineering Contradiction:
Improveerror correction capabilityVSAvoidstorage efficiency
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The patent applies local quality by focusing error correction resources on specific subdivisions where persistent errors are detected. Instead of uniformly applying error correction across the entire memory, the system identifies problematic areas and concentrates correction efforts there, improving reliability where needed while maintaining storage efficiency in error-free regions.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent changes the parameter of error correction by using error location information to dynamically adjust correction strategies. The system modifies its approach based on the detected error patterns, transitioning from generic error correction to targeted correction based on the specific location and persistence of errors.

Inventive Principle:
Principle #35Parameter changes

3Productivity

If the system tolerates small correctable defects to postpone memory replacement, then the productivity increases, but the data integrity may be compromised by persistent errors

Engineering Contradiction:
Improvesystem availabilityVSAvoiddata integrity
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent implements feedback by continuously monitoring error locations and using this information to update persistent error detection. The system feeds back error location information from multiple accesses to identify patterns, allowing it to distinguish between transient and persistent errors. This feedback mechanism enables the system to maintain productivity while protecting data integrity by identifying and addressing persistent errors before they cause corruption.

Inventive Principle:
Principle #23Feedback

4Reliability

If error location information is analyzed to identify persistent errors, then the data integrity improves, but the computational complexity increases

Engineering Contradiction:
Improvedata integrityVSAvoiderror detection complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent reduces computational complexity by segmenting the error analysis process. Instead of analyzing all errors across the entire memory simultaneously, the system divides errors into groups based on their location within specific subdivisions. This segmentation allows for more manageable processing of error location information while maintaining comprehensive persistent error detection.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS8205146B2Persistent error detection in digital memory
Publication Date: 2012.06.19 HEWLETT PACKARD ENTERPRISE DEV LP
  • US8205146B2 patent drawing
  • US8205146B2 patent drawing
  • US8205146B2 patent drawing

AI summary

A method for detecting a persistent error in a digital memory is provided. Error location information for errors detected in the digital memory is received. A group of the errors that are associated with a same error position is identified from the error location information. A number of the errors of the group that are associated with a same area of the digital memory is identified. A persistent error is determined based upon the number of the errors of the group.