Phase-Frequency Detector Circuit for PLL Blind Condition Elimination
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Phase-locked loops (PLLs) experience longer lock times and potential failure to lock due to 'blind' conditions, where input edges overlap, leading to missed output edges, especially in high-frequency applications, and the gain of phase frequency detectors (PFDs) is not linear during small phase and frequency differences, causing inaccuracies in detecting missing clock edges.
Innovation Solution
The phase-frequency detector circuit design includes edge generator and decision circuits that manage turn-on pulse width to avoid blind conditions, enabling faster locking by selectively enabling or disabling PFD sub-circuits based on blind condition detection, ensuring accurate phase difference detection without increasing pulse width, thus maintaining operational frequency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If the reference frequency is increased to improve phase noise performance, then the phase noise performance is improved, but the blind condition occurs more frequently causing longer lock time or failure to lock
Solution Approach 1:
The PFD is divided into multiple sub-circuits (first PFD sub-circuit and second PFD sub-circuit) that operate in alternating half-cycles. Each sub-circuit processes phase detection for one polarity of the reference clock, allowing continuous operation without blind conditions even at high frequencies where the full-period PFD would fail.
2Reliability
If the turn-on pulse width is increased to eliminate blind conditions, then blind conditions are eliminated, but the operational frequency is reduced
Solution Approach 1:
The detection period is segmented into first and second half-cycles, with each PFD sub-circuit operating during its designated half-cycle. This segmentation allows the use of sufficiently wide turn-on pulses for reliable detection within each half-cycle while maintaining the overall high operational frequency through alternating operation.
Solution Approach 2:
The PFD sub-circuits operate in periodic alternating fashion, with the first sub-circuit active during the first half-cycle and the second sub-circuit active during the second half-cycle. This periodic activation pattern eliminates blind conditions by ensuring continuous phase detection coverage without requiring excessively wide pulses that would limit frequency.
3Reliability
If multiple PFD sub-circuits are used to eliminate blind conditions, then blind conditions are eliminated, but the circuit complexity increases
Solution Approach 1:
The PFD is segmented into two sub-circuits that process alternating half-cycles, with a decision circuit selecting which sub-circuit is active. This segmentation approach systematically eliminates blind conditions while organizing the complexity into manageable, repeating units rather than a monolithic complex circuit.
Solution Approach 2:
The circuit dynamically switches between the first and second PFD sub-circuits based on the clock phase, controlled by the decision circuit. This dynamic operation allows the system to maintain simplicity by activating only one sub-circuit at a time while achieving the reliability benefits of having multiple sub-circuits for complete cycle coverage.
Data Source
AI summary
A phase frequency detector circuit includes an edge detector circuit, a plurality of phase frequency detector sub-circuits, and a decision circuit. The edge detector circuit is configured to receive a first input signal and a second input signal. The decision circuit is configured to detect whether a blind condition exits based on outputs of the edge detector circuit and outputs of the plurality of phase frequency detector sub-circuits. Responsive to a result of the decision circuit, a corresponding frequency detector sub-circuit of the plurality of phase frequency detector sub-circuit is configured to provide signals for use in determining a phase difference between the first input signal and the second input signal.