PFET Sense Amplifiers for Memory Read Performance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As supply voltage in processor-based systems is reduced to conserve power, circuit delay sensitivity to parameter variations increases, leading to circuit failures and limiting the minimum operating supply voltage and maximum energy efficiency, particularly in static random-access memory (SRAM) caches and register files due to uncorrelated parameter variations such as random-dopant fluctuations and line-edge roughness.
Innovation Solution
Implementing P-type Field-effect Transistor (PFET)-based sense amplifiers in memory systems to enhance read operations by using PFET access transistors and sense amplifiers, which provide improved drive strength and reduce read disturb conditions, allowing for faster read access times and improved memory read performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If supply voltage is reduced to conserve power, then energy efficiency is improved, but circuit delay sensitivity to parameter variations increases leading to circuit failures
Solution Approach 1:
The patent changes the transistor type parameter from conventional NFET access transistors to PFET access transistors in the sense amplifier. This parameter change exploits the complementary characteristics of PFET devices to NFET devices, creating a more robust sensing circuit that can operate reliably at lower supply voltages. The PFET-based sense amplifier provides improved noise margins and reduced sensitivity to parameter variations, enabling circuit operation at reduced supply voltages while maintaining reliability.
2Speed
If NFET access transistors are used in sense amplifiers, then read speed is improved, but read disturb conditions occur due to charge leakage
Solution Approach 1:
The patent uses PFET access transistors as an intermediary element in the sense amplifier circuit. The PFET devices serve as a mediator between the storage node and the bit line, providing a different conduction mechanism that reduces charge leakage and read disturb conditions. The complementary characteristics of PFET transistors to NFET transistors create a more balanced charge transfer process that minimizes harmful charge injection and leakage effects during read operations.
3Quantity of substance
If transistor gate area is reduced to increase memory capacity, then manufacturing precision deteriorates due to random-dopant fluctuations and line-edge roughness
Solution Approach 1:
The patent changes the transistor type parameter to PFET devices, which have complementary electrical characteristics to NFET devices. This parameter change compensates for the increased sensitivity to manufacturing variations that occurs with smaller transistor gate areas. The different carrier type and conduction mechanism of PFET transistors provide more tolerant electrical characteristics that reduce the impact of random-dopant fluctuations and line-edge roughness, enabling reliable operation with higher-density, smaller-transistor memory cells.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
P-type Field-effect Transistor (PFET)-based sense amplifiers for reading PFET pass-gate memory bit cells ("bit cells") are disclosed. Related methods and systems are also disclosed. Sense amplifiers are provided in a memory system to sense bit line voltage(s) of the bit cells for reading the data stored in the bit cells. It has been observed that as node technology is scaled down in size, PFET drive current (i.e., drive strength) exceeds N-type Field-effect Transistor (NFET) drive current due for like-dimensioned FETs. In this regard, in one aspect, PFET-based sense amplifiers are provided in a memory system to increase memory read times to the bit cells, and thus improve memory read performance.