Phase-change memory with BJT selectors and differential reading
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing phase-change memory devices with BJT selectors face challenges in power consumption and voltage requirements, particularly in differential-reading architectures, where sense amplifiers need higher supply voltages than available, leading to increased power consumption and complexity.
Innovation Solution
A phase-change memory device and differential-reading method that utilize a controller to manage parasitic capacitances and discharge rates across BJT selectors, allowing for accurate data reading at lower supply voltages without the need for charge pumps, by precharging main bitlines and using coupling capacitors to stabilize sense amplifier operation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If BJT selectors are used in phase-change memory cells, then the area occupied by cells is reduced, but power consumption increases and higher supply voltage is required
Solution Approach 1:
The patent divides the bitline into two separate local bitlines (first local bitline and second local bitline) that are independently controlled. This segmentation allows selective activation of only the required bitline during read operations, reducing unnecessary current flow through BJT selectors and thereby reducing power consumption while maintaining the area benefits of BJT technology.
Solution Approach 2:
The patent employs dynamic control of bitline voltages through coupled capacitors that can be selectively charged and discharged. During read operations, the voltage on local bitlines is dynamically adjusted based on the state of memory cells, enabling accurate sensing while minimizing power consumption. The system transitions between different voltage states to optimize both area utilization and energy efficiency.
2Area of stationary object
If BJT selectors are used in phase-change memory cells, then the area occupied by cells is reduced, but the supply voltage requirement increases
Solution Approach 1:
By segmenting the bitline structure into multiple locally-controlled segments, the patent reduces the voltage burden on individual BJT selectors. Each local bitline can be independently driven to the required voltage level, eliminating the need for excessive supply voltage across the entire bitline while preserving the compact cell structure enabled by BJT technology.
Solution Approach 2:
The patent introduces coupled capacitors as intermediary elements between the main bitline and local bitlines. These capacitors act as voltage buffers that can be selectively charged to provide the necessary voltage levels for BJT operation without requiring the entire system to operate at high supply voltages, thus reducing the overall voltage requirement while maintaining area efficiency.
3Reliability
If differential-reading architecture is used, then reading reliability is improved, but sense amplifier complexity and power consumption increase
Solution Approach 1:
The patent divides the sensing operation into two independent single-ended read operations, one for each local bitline. Each operation senses the state of memory cells relative to its own reference, simplifying the sense amplifier design compared to traditional differential architectures while maintaining high reading reliability through redundant sensing paths.
Solution Approach 2:
Instead of using a complex differential sense amplifier that directly compares two signals, the patent inverts the approach by using two independent single-ended sense operations. Each operation uses a simple reference comparison, and the final data is determined by comparing the results of these two independent operations, thereby reducing sense amplifier complexity while maintaining differential-reading reliability.
4Reliability
If differential-reading architecture is used, then reading reliability is improved, but power consumption increases
Solution Approach 1:
By segmenting the read operation into two independent single-ended operations on separate local bitlines, the patent enables selective activation of sensing circuits. Each operation consumes power only when needed for its specific bitline, reducing overall power consumption compared to continuously active differential sense amplifiers while maintaining the reliability benefits of differential reading through redundant sensing.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces power consumption and simplifies the sense amplifier design, enabling reliable data reading at lower voltages and minimizing the area occupied by the memory device, while maintaining high sensitivity and switching rates.
Implementation Method 1
a first main bitline having a third parasitic capacitance and a second main bitline, having a fourth parasitic capacitance
Implementation Method 2
to open the first and second precharging switches and close the first and second local switches, for charging the first and second parasitic capacitances using the voltage of the third and fourth parasitic capacitances
Implementation Method 3
to activate the first selector in order to enable a discharge of the first and third parasitic capacitances through the first memory cell at a first discharging rate that is a function of the first value of resistance
Implementation Method 4
to activate the second selector to enable a discharge of the second and fourth parasitic capacitances through the second memory cell at a second discharging rate that is a function of the second value of resistance
Implementation Method 5
A reading stage is configured to read the logic data contained in the first and second memory cells, which is coupled to the memory array and configured to compare with one another the first and second discharging rates and generate a result of the comparison
Data Source
AI summary
A phase-change memory device includes a memory array including a first memory cell and a second memory cell, each comprising a phase-change element and a selector, connected respectively to a first local bitline and a second local bitline, which are in turn connected, respectively, to a first main bitline and a second main bitline. The parasitic capacitance of the main bitlines is precharged at a supply voltage. When the local bitlines are selected to access a respective logic datum stored in the phase-change element, the parasitic capacitance of the local bitlines is first charged using the charge previously stored in the parasitic capacitance of the main bitlines and then discharged through the respective phase-change elements. Reading of the logic datum is made by comparing the discharge times.