Phase Change Memory Cell Footprint Reduction via Non-Sublithographic Via
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current phase change memory technologies face challenges in achieving high density and low power consumption due to limitations in the fabrication process and material usage, which affect the efficiency and scalability of phase change memory cells.
Innovation Solution
The method involves forming a phase change memory cell with a non-sublithographic via in an insulating substrate, using a conductive non-phase change material for electrodes and filling the via with phase change material, allowing for a smaller footprint and reduced power consumption by avoiding advanced deposition processes, thereby enabling higher density memory cell integration.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If conventional phase change memory fabrication processes are used, then material deposition and phase change functionality are achieved, but device footprint is large and manufacturing complexity is high
Solution Approach 1:
The memory cell structure is segmented into distinct functional regions: a via region for electrical connection, a contact region for phase change material deposition, and a memory region for data storage. This segmentation allows each region to be optimized independently, reducing overall footprint while simplifying the fabrication process for each specific function.
Solution Approach 2:
The patent transitions from planar 2D memory cell layouts to a 3D vertical architecture by stacking functional layers (via, contact, memory region) in the vertical dimension. This dimensional change enables higher density integration without increasing lateral footprint, as memory cells are arranged vertically rather than only horizontally.
2Manufacturing precision
If advanced deposition processes are used to achieve high density, then manufacturing precision is improved, but power consumption increases and device complexity increases
Solution Approach 1:
The patent uses a template or mask structure during fabrication that defines the via and contact regions, allowing precise replication of the memory cell pattern across the substrate. This copying approach achieves high manufacturing precision and consistent cell density without requiring complex iterative deposition processes, thereby reducing power consumption.
Solution Approach 2:
The invention optimizes fabrication parameters such as etch depth, deposition thickness, and material composition to achieve the desired memory cell density. By carefully controlling these parameters within standard process capabilities, high precision is achieved without invoking advanced high-power deposition techniques.
3Quantity of substance
If smaller memory cell footprint is achieved, then density is improved, but supporting electronic structures become more constrained
Solution Approach 1:
The via structure serves multiple functions: it provides electrical connection to lower layers, defines the memory cell boundary, and acts as a template for subsequent material deposition. This multi-functionality reduces the need for separate supporting structures, allowing smaller cell footprints without proportionally increasing supporting electronics complexity.
Solution Approach 2:
The memory cell structure employs nested regions where the via is contained within the contact region, which is contained within the memory region. This nesting arrangement maximizes space utilization, enabling higher cell density while minimizing the overall footprint and reducing the complexity of external supporting structures.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach results in a phase change memory cell design that achieves higher density and lower power consumption, facilitating the use of smaller supporting electronic structures and enabling a greater number of memory cells on a single die while maintaining efficient operation.
Implementation Method 1
Due to ohmic heating, the phase change material changes its phase. A relatively high intensity, short duration current pulse with a quick transition at the trailing edge results in the phase change material melting and cooling quickly.
Implementation Method 2
The amorphous and crystalline phases are typically two phases used for bit storage (1's and 0's) since they have detectable differences in electrical resistance. The amorphous phase has a higher resistance than the crystalline phase.
Data Source
AI summary
An example embodiment disclosed is a method for fabricating a phase change memory cell. The method includes forming a non-sublithographic via within an insulating substrate. The insulating substrate is embedded on the same layer as a first metalization layer (Metal 1) of a semiconductor wafer, and includes a bottom and a sidewall. A sublithographic aperture is formed through the bottom of the non-sublithographic via and extends to a buried conductive material. The sublithographic aperture is filled with a conductive non-phase change material. Furthermore, phase change material is deposited within the non-sublithographic via.