Managing Problematic Phase Change Memory Cells

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Certain memory cells, such as phase change memory cells, may fail to be programmed correctly, resulting in temporary or permanent inability to achieve specific resistance states, leading to problematic cells that disrupt data storage operations.

Innovation Solution

A system and method involving a controller that identifies and manages problematic memory cells by applying iterative programming signals to adjust their resistance within an operational range, using error control codes and erasure flags to correct errors and track problematic cells.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If iterative programming signals are applied to adjust resistance of problematic memory cells, then reliability of data storage is improved, but device complexity increases due to additional control mechanisms

Engineering Contradiction:
Improvedata storage reliabilityVSAvoidcontroller complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The controller performs preliminary characterization of memory cells during manufacturing or initial operation to identify problematic cells before they cause data storage failures. This advance identification allows the system to prepare compensation strategies in advance, improving reliability without adding complexity during actual data operations.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system implements feedback mechanisms where the controller continuously monitors the resistance states of memory cells and adjusts programming signals accordingly. When a memory cell fails to reach the desired resistance state, the controller receives feedback about the failure and applies corrected programming signals in subsequent attempts, thereby improving data storage reliability through iterative correction.

Inventive Principle:
Principle #23Feedback

2Measurement precision

If error control codes and erasure flags are used to track and correct problematic cells, then data retrieval accuracy is improved, but manufacturing complexity increases

Engineering Contradiction:
Improvedata retrieval accuracyVSAvoidmanufacturing simplicity
Core Design Contradiction:
Measurement precisionVSEase of manufacture

Solution Approach 1:

Error control codes and erasure flags are pre-configured into the memory system during manufacturing. Problematic memory cells are identified and marked with erasure flags in advance, and error control codes are pre-loaded into the controller. This preliminary preparation enables accurate data retrieval without requiring complex real-time analysis during operation, thereby improving measurement precision while keeping manufacturing relatively simple.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The memory system implements self-service error correction where the controller automatically detects problematic cells, applies error control codes, and manages erasure flags without external intervention. This automated self-correction mechanism improves data retrieval accuracy while avoiding the need for complex external correction systems, maintaining manufacturing simplicity.

Inventive Principle:
Principle #25Self-service

3Loss of information

If problematic memory cells are identified and managed through additional programming cycles, then loss of information is reduced, but loss of time increases due to extended programming duration

Engineering Contradiction:
Improvedata integrityVSAvoidprogramming time
Core Design Contradiction:
Loss of informationVSLoss of time

Solution Approach 1:

The system performs preliminary identification and characterization of problematic memory cells during initial programming or manufacturing phases. By detecting and flagging these cells early, the system prevents information loss that would occur during normal operation. The preliminary action includes storing characterization data and preparing compensation strategies, which eliminates the need for repeated lengthy programming cycles later, thereby reducing overall time loss while maintaining data integrity.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The controller applies partial programming signals to only the specific problematic memory cells that require correction, rather than re-programming entire memory blocks. This targeted approach reduces the total programming time required while still ensuring data integrity for the affected cells. The excessive action refers to applying additional programming cycles only where necessary, rather than uniformly across all memory cells.

Inventive Principle:
Principle #16Partial or excessive action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Effectively manages and corrects problematic memory cells by adjusting their resistance within operational ranges, ensuring reliable data storage and retrieval by using error control codes and tracking mechanisms.

Implementation Method 1

Certain types of memory cells, such as phase change memory cells, may store information as a function of a resistance or another physical property

Methodology Applied
Scientific EffectPhase change: Phase Change

Implementation Method 2

A controller may be capable of applying a pulse, waveform or other signal having a variable voltage, a variable current, a variable duration, or any combination thereof, which may function to program memory cells

Methodology Applied
Scientific EffectJoule heating: Joule Heating

Data Source

PatentUS9378847B2Systems and methods involving managing a problematic memory cell
Publication Date: 2016.06.28 MICRON TECHNOLOGY INC
  • US9378847B2 patent drawing
  • US9378847B2 patent drawing
  • US9378847B2 patent drawing

AI summary

Subject matter described pertains to managing problematic memory cells in a memory array.