Phase-Change Memory Cells With High Resistance For Dimensional Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing phase-change memory cells are sensitive to fluctuations in critical dimensions, leading to inconsistent programming power and states across a memory array due to variations in resistor width, affecting the reliability of data storage.

Innovation Solution

Designing an integrated circuit with memory cells featuring a programmable phase-change resistor with a resistance value 1.2 to 2.2 times the optimal value (Ropt), ensuring that programming voltage pulses are independent of cell dimension fluctuations, and adjusting bit-line and word-line voltages to maintain consistent programming states.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If the resistance value of the phase-change resistor is optimized for maximum power delivery (Ropt = Vdd/Im), then the power load into the resistor is maximized, but the programming voltage becomes sensitive to fluctuations in cell dimensions (resistor width)

Engineering Contradiction:
Improvepower load into resistorVSAvoidprogramming voltage consistency
Core Design Contradiction:
PowerVSReliability

Solution Approach 1:

The patent changes the resistance parameter from the optimal value Ropt to a higher value (1.2-2.2 times Ropt). This parameter change shifts the operating point away from maximum power delivery to a region where the voltage pulse becomes insensitive to dimensional fluctuations, thereby improving programming consistency while accepting slightly lower power delivery efficiency.

Inventive Principle:
Principle #35Parameter changes

2Manufacturing precision

If the resistor width is increased to reduce resistance, then the resistance value decreases, but the required programming power increases and the cell becomes more sensitive to process fluctuations

Engineering Contradiction:
Improveresistance value controlVSAvoidsensitivity to process fluctuations
Core Design Contradiction:
Manufacturing precisionVSObject-affected harmful factors

Solution Approach 1:

The patent deliberately sets the resistance to a higher value than the optimal power delivery point. This creates a design margin that compensates for process fluctuations in resistor width. By operating at a higher resistance, the system becomes less sensitive to variations in critical dimensions, reducing the harmful effects of manufacturing variations.

Inventive Principle:
Principle #35Parameter changes

3Ease of operation

If the same voltage pulse is applied to all cells in the array, then the addressing operation is simplified, but cells with different resistor widths experience different power loads leading to inconsistent programming states

Engineering Contradiction:
Improveaddressing operation simplicityVSAvoidprogramming state consistency
Core Design Contradiction:
Ease of operationVSReliability

Solution Approach 1:

The patent modifies the resistance parameter of all cells to a standardized higher value (1.2-2.2 times Ropt). This standardization ensures that when the same voltage pulse is applied across the array, all cells receive approximately the same power load, resulting in consistent programming states while maintaining simple addressing operations.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution ensures that the phase-change memory cells are insensitive to dimension fluctuations, achieving consistent programming voltages for both RESET and SET operations, thereby enhancing data storage reliability and stability across the memory array.

Implementation Method 1

The phase-change memories explore the reversible changes in the crystal structure for example of chalcogenide alloys. The transition between the two states can be reversibly accomplished by thermal excitement of the cell.

Methodology Applied
Scientific EffectPhase change: Phase Change

Implementation Method 2

This can be done by e.g. electrical dissipation in the cell.

Methodology Applied
Scientific EffectJoule heating: Joule Heating

Data Source

PatentUS7911822B2Integrated circuit with phase-change memory cells and method for addressing phase-change memory cells
Publication Date: 2011.03.22 NXP BV
  • US7911822B2 patent drawing
  • US7911822B2 patent drawing
  • US7911822B2 patent drawing

AI summary

The present invention relates to an integrated circuit comprising a plurality of bitlines (b1) and a plurality of word-lines (w1) as well as a plurality of memory-cells (MC) coupled between a separate bit-line/word-line pair of the plurality of bit-lines (b1) and wordlines (w1) for storing data in the memory cell. Each memory cell (MC) comprises a selecting unit (T) and a programmable resistance (R). The value of the phase-change resistance (R) is greater than the value of a first phase-change resistance (Ropt) defined by a supply voltage (Vdd) divided by a maximum drive current (Im) through said first phase-change resistor (Ropt).