Phase Change Memory Program Verify Circuit

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Phase change memory devices using chalcogenide materials face challenges in efficiently switching between amorphous and crystalline phases for data storage, requiring precise temperature control and multiple verification currents to ensure accurate resistance level programming and reading.

Innovation Solution

A phase change memory device architecture that includes a microcontroller, program circuit, read circuit, and bidirectional data bus, with each cell having a phase change memory element and a select device, utilizing multiple verify currents to program and verify resistance levels in a single cycle, allowing for efficient data storage and retrieval.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple verify currents are used to program and verify resistance levels, then data integrity and programming accuracy are improved, but device complexity and area requirements increase

Engineering Contradiction:
Improvedata integrityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent combines the programming and verification operations into a single cycle by merging the program circuit and read circuit functionalities. The read circuit is configured to verify resistance levels during the same time the program circuit programs the phase change memory element, eliminating the need for separate verification cycles and reducing overall device complexity despite using multiple verify currents.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The read circuit is designed to serve multiple functions: it can read stored data and simultaneously verify resistance levels during programming operations. This multi-functionality allows the same circuitry to handle both verification tasks and data retrieval, reducing the need for dedicated verification circuits and thereby reducing area requirements while maintaining high data integrity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Measurement precision

If programming and verification are performed in separate cycles, then measurement precision is improved, but productivity and time efficiency deteriorate

Engineering Contradiction:
Improveverification accuracyVSAvoidprogramming speed
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent performs verification actions preliminarily within the same programming cycle. The read circuit is configured to verify resistance levels concurrently with the program circuit programming the memory element, so that verification is already completed before the programming cycle ends. This eliminates the need for additional separate verification cycles, maintaining measurement precision while significantly improving productivity by reducing the total number of cycles required.

Inventive Principle:
Principle #10Preliminary action

3Area of stationary object

If area requirements are minimized, then device integration is improved, but the ability to implement multiple verify currents and circuits is worsened

Engineering Contradiction:
Improvearea requirementsVSAvoidcircuit functionality
Core Design Contradiction:
Area of stationary objectVSAdaptability or versatility

Solution Approach 1:

The read circuit is designed with multi-functionality to perform both data reading and resistance level verification during programming operations. This universal design allows the circuit to handle multiple verification currents and perform various verification tasks using the same physical infrastructure, thereby maintaining high circuit functionality while minimizing the additional area that would be required for dedicated verification circuits.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Enables simultaneous programming and verification of multiple resistance levels in a single cycle, reducing the risk of program errors and minimizing area requirements, while maintaining high data integrity and efficiency.

Implementation Method 1

Phase change may be obtained by locally increasing the temperature. Below 150° C. both phases are stable. Above 200° C. (nucleation starting temperature Tx), there takes place fast nucleation of the crystallites

Methodology Applied
Scientific EffectPhase change: Phase Change

Implementation Method 2

From the electrical standpoint, it is possible to reach both critical temperatures, namely the crystallization temperature and the melting point, by causing a current to flow through a resistive element which heats the chalcogenic material by Joule effect

Methodology Applied
Scientific EffectJoule heating: Joule Heating

Data Source

PatentUS7518934B2Phase change memory with program/verify function
Publication Date: 2009.04.14 TAHOE RES LTD
  • US7518934B2 patent drawing
  • US7518934B2 patent drawing
  • US7518934B2 patent drawing

AI summary

A phase change memory includes a plurality of cells for storing data in the form of respective resistance levels, addressing circuits for addressing cells to be programmed, and the resistance levels are determined from comparison of cell currents of addressed cells with a reference current. A reference generator provides the sense amplifier with the reference current. The reference generator is provided with a reference select circuit to select the reference current from a plurality of verify currents based on program data to be stored in the cell.