4F2 Self-Aligned Phase Change Memory Cell Design
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Manufacturing high-density memory devices with small dimensions and tight process variation specifications is challenging, particularly in integrating phase change based memory materials into large-scale memory devices while maintaining compatibility with peripheral circuits.
Innovation Solution
An array of memory cells is created on a semiconductor substrate with word lines, doped regions, and programmable resistive memory members, where the memory members function as self-heating elements with a thin thickness and specific alignment, enabling high-density layouts and tight process control.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If the size of the phase change material element and contact area are reduced to minimize reset current, then reset current magnitude is reduced, but manufacturing precision requirements increase
Solution Approach 1:
The patent transitions from planar memory cell layouts to a three-dimensional vertical structure where the phase change material element extends through the thickness of the insulating layer. This vertical dimension allows the active region to achieve sufficient volume for reliable phase change while maintaining a small footprint area, thereby reducing reset current without requiring proportionally smaller dimensions that would demand higher manufacturing precision.
Solution Approach 2:
The patent embeds the phase change material element within a nested structure consisting of the insulating layer, bottom electrode, and top electrode. This nested configuration allows the phase change material to be contained within a well-defined geometric region, providing self-alignment and reducing sensitivity to dimensional variations during manufacturing.
2Productivity
If small pores are used to reduce reset current, then memory device density increases, but device complexity increases
Solution Approach 1:
The patent divides the memory array into multiple independent memory cells, each containing a phase change material element within an insulating layer. This segmentation allows for modular fabrication where standard semiconductor processing techniques can be applied repeatedly to create high-density arrays without proportionally increasing the complexity of individual cell structures.
Solution Approach 2:
The insulating layer serves multiple functions simultaneously: it provides electrical isolation between the bottom electrode and surrounding structures, contains the phase change material element, and defines the active region geometry. This multi-functionality reduces the number of separate components needed, thereby increasing density without proportionally increasing device complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution allows for the production of high-density memory devices with reduced reset current requirements and improved manufacturing compatibility, supporting large-scale memory device production with precise process control.
Implementation Method 1
Phase change based memory materials have at least two solid phases, including for example a generally amorphous solid phase and a generally crystalline solid phase
Implementation Method 2
The change from the amorphous to the crystalline state is generally a lower current operation. The change from crystalline to amorphous, referred to as reset herein, is generally a higher current operation, which includes a short high current density pulse to melt or break down the crystalline structure
Data Source
AI summary
Arrays of memory cells are described along with devices thereof and method for manufacturing. Memory cells described herein include self-aligned side wall memory members comprising an active programmable resistive material. In preferred embodiments the area of the memory cell is 4F2, F being the feature size for a lithographic process used to manufacture the memory cell, and more preferably F being equal to a minimum feature size. Arrays of memory cells described herein include memory cells arranged in a cross point array, the array having a plurality of word lines and source lines arranged in parallel in a first direction and having a plurality of bit lines arranged in parallel in a second direction perpendicular to the first direction.