Phase-Change Memory Trench Isolation for Dense Bit-Line Arrays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing electronic chips with phase-change memory circuits face challenges in integrating phase-change materials efficiently, particularly in terms of size reduction and thermal management, which affect the performance and scalability of memory elements.
Innovation Solution
The integration of phase-change memory elements is enhanced by using a trench structure with a closed space filled with gas or vacuum, separated by an insulating layer, and a common top electrode for bit lines, along with a conductive via for word lines, allowing for reduced size and improved thermal isolation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If memory elements are closely integrated to reduce size, then area occupancy is improved, but thermal isolation between adjacent bit lines deteriorates
Solution Approach 1:
The patent introduces a trench structure filled with gas or vacuum as an intermediary thermal isolation layer between adjacent bit lines. This mediator prevents direct thermal contact while allowing close spatial integration of memory elements, thus resolving the contradiction between small area occupancy and adequate thermal isolation.
Solution Approach 2:
The patent replaces solid thermal isolation structures with gas-filled or vacuum trenches. This substitution reduces thermal conductivity between adjacent bit lines while minimizing the space required for isolation, enabling denser memory integration without compromising thermal management.
2Ease of manufacture
If conventional memory element structures are used, then manufacturing process is simple, but thermal crosstalk between adjacent bit lines increases
Solution Approach 1:
The patent segments the memory array by introducing trenches between adjacent bit lines. This segmentation divides the continuous structure into isolated segments, preventing thermal crosstalk while maintaining a relatively simple manufacturing process that builds upon conventional memory fabrication techniques.
Solution Approach 2:
The patent applies thermal isolation specifically at the interfaces between adjacent bit lines where thermal crosstalk occurs, rather than throughout the entire memory structure. This localized approach addresses the harmful thermal effects without unnecessarily complicating the overall manufacturing process.
3Device complexity
If phase-change memory elements are integrated in traditional configurations, then device complexity is low, but scalability to higher densities is limited
Solution Approach 1:
The patent transitions from planar memory element arrangement to a three-dimensional structure with vertical trenches. This dimensional change enables higher integration density by utilizing the vertical space for thermal isolation, allowing scalability to higher memory densities without proportionally increasing device complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This design reduces the size of memory circuits, minimizes thermal disturbances, and enhances the scalability and performance of phase-change memory elements, facilitating integration into various electronic devices.
Implementation Method 1
the memory elements of two successive bit lines are separated by a trench comprising, in a lower portion, a closed space filled with a gas or with vacuum
Implementation Method 2
the trench comprising, in a lower portion, a closed space filled with a gas or with vacuum
Implementation Method 3
A phase-change material is a material having the ability to change crystalline state under the effect of heat, and more particularly to switch between a crystalline state and an amorphous state
Implementation Method 4
each memory element comprising a stack of a resistive heating element, of a layer made of a phase-change material
Data Source
AI summary
The present description concerns an electronic device comprising a memory circuit, the circuit comprising: a substrate inside and on top of which are arranged selection transistors; an interconnection stack; a plurality of memory elements arranged above the interconnection stack and organized in an array, forming rows and columns, each memory element comprising a stack of a resistive heating element, of a layer made of a phase-change material, and of a top electrode, the top electrode being common to the memory elements of a same line, wherein the memory elements of two successive bit lines are separated by a trench comprising, in a lower portion, a closed space filled with a gas or with vacuum, the trench being closed by an insulating layer extending over the upper surface of the memory elements and in an upper portion of the trench.