Robust Phase-Lock Detector Using Dual-Path Signal Analysis
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing phase-lock detectors in analog phase-locked loops are prone to false lock indications due to zero volts d.c. output when signals are removed or a part of the circuit is broken, leading to incorrect phase lock detection.
Innovation Solution
A robust phase-lock detector examines both the sum frequency and baseband components of the error signal using a sum filter and lowpass filter to ensure both signals are present and have a desired phase relationship, combining outputs from an IF detector and windowed comparator to generate a lock signal.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If a window detector monitors the d.c. voltage at the phase detector output to indicate phase lock, then the detection simplicity is improved, but false lock indications occur when signals are removed or circuit parts are broken
Solution Approach 1:
The error signal detection is segmented into two independent paths: one path detects the baseband component (difference frequency) using a lowpass filter and window comparator, while the other path detects the sum frequency component using a bandpass filter and IF detector. This segmentation allows each path to monitor specific signal characteristics, ensuring that both reference and output signals are present and have the desired phase relationship, thereby eliminating false lock indications while maintaining detection functionality
Solution Approach 2:
A buffer amplifier with high input impedance is introduced as an intermediary between the phase detector and the detection circuits. This buffer amplifier prevents loading effects on the phase detector output and ensures that the error signal is properly transmitted to both detection paths without distortion, improving the reliability of signal presence detection while maintaining circuit simplicity
2Device complexity
If only baseband component detection is used to determine phase lock, then the device complexity is reduced, but the ability to detect signal presence is insufficient
Solution Approach 1:
The detection system is extended from one-dimensional baseband voltage monitoring to two-dimensional analysis by incorporating both baseband (difference frequency) and sum frequency component detection. The sum frequency detection adds a new dimension that is insensitive to baseband anomalies and provides independent verification of signal presence, thereby improving measurement precision without excessive complexity increase through the use of simple bandpass filtering and IF detection
Data Source
AI summary
A robust phase-lock detector for a phase-locked loop examines both the sum frequency and baseband components of an error signal from the phase-locked loop to determine that both a reference signal and an output signal for the phase-locked loop are present and that the reference and output signals have a desired phase relationship. An IF detector selects the sum frequency component, which is the sum of the reference frequency and a subdivided frequency from the output signal, and detects its presence. A baseband detector selects the baseband component and detects whether the baseband component is approximately zero volts. The outputs from the IF detector and the baseband detector are combined to produce a lock signal, indicating that the phase-locked loop is locked, i.e., the reference and output signals are present and have the desired phase relationship with respect to each other.