Phase-Switched Differential Amplifier for Low-Voltage Gain
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Differential amplifiers with diode-connected loads face challenges at low supply voltages, where transistors operate in the linear region, reducing gain, and require more cascaded stages, increasing area and current consumption.
Innovation Solution
A differential amplifier design featuring a pair of inputs and outputs, with input and load transistors, and a switchably coupled capacitor that connects between the load transistors' terminals and control terminals during specific phases, allowing for improved gain and reduced supply voltage requirements.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If diode-connected loads are used in differential amplifier, then the amplifier can be implemented without explicit common-mode feedback circuitry and provides gain of 15 to 20 dB per stage, but at low supply voltages the transistors operate in the linear region which reduces the gain
Solution Approach 1:
The patent applies dynamic biasing by switching between diode-connected loads and resistive loads based on the operating phase. During the first phase, diode-connected loads provide high gain without CMFB, while during the second phase, resistive loads restore proper transistor operation at low supply voltages. This dynamic configuration resolves the contradiction by adapting the load type to the specific operational requirements of each phase.
Solution Approach 2:
The patent implements periodic switching between different load configurations using phase signals. The differential amplifier alternates between using diode-connected loads (for high gain) and resistive loads (for proper voltage headroom) in a periodic manner. This periodic action allows the system to exploit the advantages of both configurations while mitigating their respective disadvantages at different time intervals.
2Reliability
If resistive loads are used in differential amplifier, then the transistors can operate in saturation region, but the gain is limited by the dc voltage drop across the resistors requiring more cascaded stages
Solution Approach 1:
The patent segments the amplification function across two different phases with different load configurations. The first phase uses diode-connected loads to provide high gain (15-20 dB) without voltage headroom constraints, while the second phase uses resistive loads to ensure proper saturation operation. This segmentation allows each phase to optimize for its specific function, eliminating the need for multiple cascaded stages.
Solution Approach 2:
The patent changes the load configuration parameter dynamically between phases. By switching from diode-connected loads to resistive loads (and vice versa), the system adjusts the electrical parameters to match the operational requirements. This parameter change enables achieving both high gain and proper transistor operation without requiring additional cascaded stages.
3Reliability
If more cascaded stages are used to achieve desired gain, then the gain requirement is met, but the area and current consumption increase
Solution Approach 1:
The patent makes the load configuration multi-functional by using the same differential amplifier core circuit to perform both high-gain amplification (using diode-connected loads) and saturation-region operation (using resistive loads). This multi-functionality eliminates the need for separate cascaded stages, thereby reducing power consumption while maintaining the required gain.
Solution Approach 2:
By periodically switching between diode-connected and resistive load configurations, the system achieves the required total gain within a single stage over time. The first phase provides 15-20 dB gain with diode-connected loads, and the second phase completes the amplification with resistive loads, eliminating the need for multiple power-consuming cascaded stages.
Data Source
Figure 1~2
Figure 3
Figure 4
AI summary
A differential amplifier includes a differential input, and a differential output. The differential amplifier further includes at least one capacitor switchably coupled to at least one bias voltage source during a first phase. The differential amplifier further includes a pair of input transistors having an input-transistor-first-terminal coupled to a first supply node, an input-transistor-second-terminal coupled to a respective one output of the differential output, and an input-transistor-control-terminal switchably coupled to (i) a second supply node during a second phase and (ii) a respective one input of the differential input during a third phase. The differential amplifier includes a pair of load transistors having a load-transistor-first-terminal coupled to a respective one output of the differential output, a load-transistor-second-terminal coupled to the second supply node, and a load-transistor-control-terminal. The at least one capacitor is switchably coupled between the load-transistor-first-terminal and the load-transistor-control-terminal during the second phase and the third phase.