Photoelectric Sensing Feedback Module Phase Reset

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional photoelectric sensing systems face issues with phase overflow and phase underflow due to imperfect phase reset timing, leading to abnormal phase reset points and prolonged feedback response times, which affect the accuracy and stability of closed-loop operations.

Innovation Solution

A feedback module utilizing a schedule hardware register module to record and process differential signal values between half modulation cycles, allowing for immediate feedback and reducing error accumulation time to half the modulation cycle, thereby enhancing data density and reducing computational energy consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the reset judgment equation and redundant registers are introduced to determine phase error tolerance range, then phase overflow or phase underflow phenomenon can be reduced or avoided, but the overall demodulation logic needs to execute a complicated operation process and several half modulation cycles must be accumulated before feedback is performed, leading to a long phase feedback response time

Engineering Contradiction:
Improvephase overflow/underflow avoidanceVSAvoidphase feedback response time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by pre-calculating and storing the differential signal values in the schedule hardware register module before the feedback is needed. The schedule hardware register module records the sensing signal values in advance during each half modulation cycle, so when feedback is required, the data is already prepared and can be immediately processed, eliminating the need to accumulate several half modulation cycles and significantly reducing the feedback response time while maintaining reliable phase error detection

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent introduces an intermediary mechanism by using the schedule hardware register module as a buffer between the sensing signal generation and the feedback processing. This intermediary component stores the differential signal values temporarily, allowing the feedback logic to access pre-computed data without waiting for the complete modulation cycle accumulation, thus decoupling the feedback timing from the modulation cycle timing and reducing overall response time

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the phase modulator continuously accumulates phase signal to compensate for optical phase errors, then closed-loop feedback can be achieved, but accumulated errors cause phase overflow or phase underflow when reset timing does not perfectly match external interference signal phase shift

Engineering Contradiction:
Improveclosed-loop feedback stabilityVSAvoidphase reset accuracy
Core Design Contradiction:
ReliabilityVSMeasurement precision

Solution Approach 1:

The patent implements feedback by continuously monitoring the sensing signal and using the schedule hardware register module to store differential signal values that represent phase errors. The feedback logic processes these stored differential values to generate correction signals that adjust the phase modulator in real-time, creating a closed-loop system that compensates for accumulated optical phase errors and maintains accurate phase reset timing despite variations in external interference signal phase shift

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent applies preliminary action by pre-storing the differential signal values in the schedule hardware register module before the phase reset operation. This allows the system to have advance knowledge of the phase error state and prepare appropriate correction signals, ensuring that the phase reset timing can be accurately synchronized with the external interference signal phase shift without causing overflow or underflow conditions

Inventive Principle:
Principle #10Preliminary action

3Reliability

If multiple half modulation cycles are accumulated before feedback to reduce phase error, then feedback stability is improved, but the computational energy consumption increases and data density decreases

Engineering Contradiction:
Improvefeedback stabilityVSAvoidcomputational energy consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent applies preliminary action by pre-computing and storing the differential signal values in the schedule hardware register module during each half modulation cycle. This allows the feedback system to access ready-to-process data immediately without needing to accumulate multiple cycles, significantly reducing the computational workload and energy consumption while maintaining feedback stability through the continuous recording mechanism

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent extracts the essential feedback information by using the schedule hardware register module to store only the differential signal values (the critical error information) rather than accumulating and processing entire modulation cycles. This extraction approach isolates the necessary feedback data, eliminating redundant computational operations and reducing energy consumption while preserving feedback stability through the concentrated error signal processing

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS12072189B2Photoelectric sensing system and feedback module
Publication Date: 2024.08.27 AEGIVERSE CO LTD
  • US12072189B2 patent drawing
  • US12072189B2 patent drawing
  • US12072189B2 patent drawing

AI summary

A feedback module is formed with modules comprising a schedule hardware register module and a computation circuit module. The schedule hardware register module receives a modulation signal and a sensing signal, and schedules and temporarily stores signal values of the sensing signal in successive half modulation cycles in sequence by taking a half modulation cycle as a time interval to obtain a temporarily stored sensing signal which has been scheduled. In each half modulation cycle, the computation circuit module calculates a differential signal value of the temporarily stored sensing signal between the previous two half modulation cycles, and outputs the differential signal value as a signal value of the feedback signal. The schedule hardware register module temporarily stores the feedback signal, and the feedback module feedbacks the feedback signal to an integrated optics chip of the photoelectric sensing system integrated optics chip.