PHY-MAC Interface Power Management for Idle Periods

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

High-speed LAN technologies, such as 10BASE-T, 100BASE-T, and 10GBASE-T, consume significant power to maintain synchronization between link partner transceivers even during idle periods, leading to excessive power dissipation.

Innovation Solution

Implementing a method to interface the physical layer (PHY) control with the media access control (MAC) to operate in a low-power mode during idle periods, deactivating electronic circuitry while maintaining synchronization through periodic synchronization test patterns, and transitioning to a wake-up mode when data transmission resumes, with data buffering during this transition.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If transceiver link partners maintain full operational power to minimize data transmission latency, then data transmission speed is improved, but power consumption increases significantly

Engineering Contradiction:

Improvedata transmission speedVSAvoidpower consumption

Core Design Contradiction:

SpeedVSUse of energy by moving object

Solution Approach 1:

The transceiver operates dynamically in two distinct states: full operational power mode during active data transmission and low-power mode during idle periods. The system transitions between these states based on transmission needs, allowing it to maintain high speed when necessary while conserving power during idle times through periodic synchronization maintenance

Inventive Principle:

Principle #15Dynamics

Solution Approach 2:

During low-power mode, the transceiver performs periodic synchronization operations by exchanging synchronization test patterns at intervals (e.g., every 100 milliseconds). This periodic action maintains the phase-locked clock relationship and link synchronization without requiring continuous full-power operation, enabling the system to wake up quickly when data transmission is needed

Inventive Principle:

Principle #19Periodic action

2Loss of energy

If transceiver link partners deactivate electronic circuitry to reduce power dissipation, then power consumption is reduced, but data transmission latency increases

Engineering Contradiction:

Improvepower dissipationVSAvoiddata transmission latency

Core Design Contradiction:

Loss of energyVSLoss of time

Solution Approach 1:

Before completely deactivating electronic circuitry to enter low-power mode, the transceiver performs preliminary synchronization operations by exchanging test patterns with the link partner. This preliminary action ensures that when the transceiver wakes up, the phase-locked clock relationship is already established, minimizing the wake-up time and reducing latency for subsequent data transmission

Inventive Principle:

Principle #10Preliminary action

Solution Approach 2:

The patent introduces an intermediary alert signal mechanism where one transceiver can send an alert to the other before entering low-power mode. This alert allows the receiving transceiver to prepare for potential data transmission, reducing the effective latency impact by allowing the other end to anticipate and prepare for the wake-up event

Inventive Principle:

Principle #24Intermediary (Mediator)

3Reliability

If transceiver link partners maintain continuous synchronization to ensure proper operation, then link reliability is improved, but power consumption increases

Engineering Contradiction:

Improvelink synchronizationVSAvoidpower consumption

Core Design Contradiction:

ReliabilityVSUse of energy by moving object

Solution Approach 1:

The system maintains link reliability through periodic synchronization operations instead of continuous synchronization. During low-power mode, transceivers exchange synchronization test patterns at predetermined intervals (e.g., every 100 milliseconds), which is sufficient to maintain the phase-locked clock relationship and detect link status changes while consuming minimal power compared to continuous synchronization

Inventive Principle:

Principle #19Periodic action

Solution Approach 2:

The transceiver monitors its own transmission state and automatically transitions between power modes based on whether it is transmitting data or idle patterns. When detecting idle patterns for a predetermined time period, the system self-initiates the transition to low-power mode, maintaining synchronization through periodic self-service test pattern exchanges without requiring continuous external control signals

Inventive Principle:

Principle #25Self-service

Data Source

PatentUS8321708B2Interfacing media access control (MAC) with a low-power physical layer (PHY) control

Publication Date: 2012.11.27 MARVELL ASIA PTE LTD

AI summary

An apparatus and method of interfacing physical layer (PHY) control with media access control (MAC) is disclosed. One method includes signaling to the PHY control to operate in a low-power mode when the MAC is detected to be transmitting idle patterns. The MAC transitioning from transmitting the idle patterns to transmitting data can be detected. When the transition is detected, the PHY control is signaled to transition to a wake up mode. Data from the MAC is buffered while the PHY control is in the wake up mode. The buffered data is provided to the PHY control after the PHY control has completed the wake up mode.