PHY Device Media Access Priority Manager for IEEE 802.3cg

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current IEEE 802.3cg protocol-based in-vehicle networks face challenges in providing deterministic performance due to the non-deterministic nature of CSMA/CD, which affects the prioritization and latency of frames in shared media access, especially when multiple queues and traffic classes are involved.

Innovation Solution

A PHY device compatible with IEEE 802.3 standard that utilizes CSMA/CD for media access control, equipped with a media access priority manager to transmit frame priority indications with more than three bits of information, allowing for priority-based arbitration and ensuring higher priority frames are transmitted first, even with multiple queues, by using a media access priority beacon and learning priority through SPI or frame headers.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If CSMA/CD is used for media access control in IEEE 802.3cg networks, then compatibility with existing Ethernet standards is maintained, but deterministic performance and frame prioritization are compromised

Engineering Contradiction:
Improvecompatibility with IEEE 802.3cgVSAvoiddeterministic performance
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent introduces a priority manager as an intermediary component that sits between the CSMA/CD media access control mechanism and the frame transmission process. This priority manager intercepts frames, assigns or reads priority values, and manages a priority queue system that determines transmission order, thereby mediating between the non-deterministic CSMA/CD protocol and the requirement for deterministic performance.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent segments the frame queue into multiple priority-based queues (e.g., high priority, medium priority, low priority). Instead of a single FIFO queue, frames are divided and organized into separate queues based on their priority levels, allowing the system to service higher priority queues first, thus achieving deterministic prioritization within the CSMA/CD framework.

Inventive Principle:
Principle #1Segmentation

2Device complexity

If only three bits of frame priority information are used, then simplicity and compatibility with standard Ethernet are maintained, but support for more than eight queues and fine-grained traffic control is limited

Engineering Contradiction:
Improvesimplicity of priority encodingVSAvoidsupport for multiple queues and traffic classes
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The patent extends the priority information from three bits to more than three bits, adding an additional dimension to the priority encoding. This allows the system to represent more priority levels (more than 8) and support finer-grained traffic control. The extra bits enable differentiation between multiple traffic classes and queues that would be impossible with only 3-bit priority fields.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent changes the parameter of priority information size from the standard 3 bits to more than 3 bits. This parameter change enables the system to handle more than eight priority levels, support multiple traffic classes, and provide finer-grained control over frame transmission priorities, directly addressing the limitation of standard Ethernet priority encoding.

Inventive Principle:
Principle #35Parameter changes

3Loss of time

If priority-based arbitration is implemented at the PHY layer, then strict priority scheduling and low latency for high-priority frames are achieved, but device complexity and processing overhead increase

Engineering Contradiction:
Improveframe latencyVSAvoidPHY layer processing complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The patent implements preliminary action by having the priority manager read or assign priority values to frames before they are transmitted onto the shared media. The priority manager prepares the priority information in advance, organizes frames into priority queues beforehand, and ensures that when a transmission opportunity arises, the highest priority frame is ready for immediate transmission, thus reducing latency while managing complexity through advance preparation.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentEP3618364B1Physical layer device and method for operating a physical layer device
Publication Date: 2023.06.21 NXP BV
  • EP3618364B1 patent drawingFigure 1
  • EP3618364B1 patent drawingFigure 2
  • EP3618364B1 patent drawingFigure 3

AI summary

Embodiments of a device and method are disclosed. In an embodiment, a physical layer (PHY) device that is compatible with the IEEE 802.3 standard is disclosed. The PHY device includes a physical coding sublayer transmitter (PCS-TX), a physical medium attachment transmitter (PMA-TX), a physical coding sublayer receiver (PCS-RX), a physical medium attachment receiver (PMA-RX), and a media access priority manager configured to initiate transmission of an indication of a priority of a frame that is to be transmitted onto a shared media, where the indication of the priority of the frame includes more than three bits of frame priority information.