PHY Register Status Exchange via Communication Engine

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing methods for managing status and control information in physical layer components are resource-intensive and inefficient, particularly due to the need for frequent processor intervention and the high cost of using registers for data transfer in communication networks.

Innovation Solution

A method and device that utilize a serial peripheral interface to allocate receive buffers, associate buffer descriptors, and send requests to physical layer components to read status information from selected status registers, reducing processor intervention and resource consumption by using a communication engine with RISC processors and DMA controllers to manage data and control information.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If traditional MII/GMII management interfaces are used to access PHY registers, then status and control information can be exchanged, but processor intervention is frequent and resource consumption is high

Engineering Contradiction:
Improveinformation exchange efficiencyVSAvoidprocessor intervention overhead
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent introduces a communication engine as an intermediary between the processor and PHY layer components. This engine includes a RISC processor and DMA controller that handle status and control information exchange independently, reducing the need for frequent interventions from the main processor and thereby lowering overall system resource consumption.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The communication engine is designed to autonomously manage buffer allocations, descriptor associations, and data transfers between the processor, buffers, and PHY registers. The RISC processor within the engine executes instructions and the DMA controller handles data movements without requiring continuous supervision from the main processor, enabling the subsystem to serve itself.

Inventive Principle:
Principle #25Self-service

2Ease of operation

If registers are used for data transfer in communication networks, then status information can be accessed, but the cost and resource consumption increase

Engineering Contradiction:
Improvestatus information accessVSAvoidresource consumption
Core Design Contradiction:
Ease of operationVSQuantity of substance

Solution Approach 1:

The patent segments the system into distinct functional components: the main processor, communication engine with RISC processor, DMA controller, and buffer memory. This segmentation allows status information access to be handled by specialized subsystems rather than requiring the main processor to directly access PHY registers, thereby reducing overall resource consumption while maintaining ease of operation.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent uses buffer descriptors that contain pointers to buffer locations where status information is copied from PHY registers. Instead of the processor directly accessing and manipulating PHY registers repeatedly, status data is copied into buffers and referenced through descriptors, reducing the computational resources needed for status information management.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS7949800B2Method for exchanging information with physical layer component registers
Publication Date: 2011.05.24 APPLE INC
  • US7949800B2 patent drawing
  • US7949800B2 patent drawing
  • US7949800B2 patent drawing

AI summary

A device and a method for exchanging information with registers of a physical layer component. The method includes allocating at least one receive buffer for receiving the status information; associating at least one receive buffer descriptor with the at least one receive buffer; sending to a physical layer component a request to read status information stored in a selected status register of the physical layer component; and writing the status information to the at least one receive buffer descriptor.