Memory Controller PIM Mode Switching Without OS
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Implementing mode switching in processing-in-memory (PIM) memory devices using only software is technically and economically infeasible, as it requires additional operating system support and software codes, necessitating a memory controller that can manage mode switching independently of the operating system.
Innovation Solution
A memory controller with a bank group scheduler, arbiter, and PIM management circuit that generates and manages memory and PIM commands, allowing switching between normal and PIM modes without OS intervention, by using a PIM management circuit to control mode switching based on the number of PIM commands.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If mode switching is implemented using only software, then the memory device can support PIM operations, but additional operating system support and software codes are required which increases system complexity
Solution Approach 1:
The patent extracts the mode switching control function from the software/OS layer and relocates it to the memory controller's PIM management circuit. This extraction eliminates the need for additional software codes and OS support while maintaining PIM operation capability, directly resolving the contradiction between adaptability and complexity
Solution Approach 2:
The PIM management circuit acts as an intermediary between the host and the memory device, handling mode switching decisions and command generation. This intermediary component absorbs the complexity of mode management locally in the memory controller, preventing it from propagating to the software and OS layers
2Productivity
If a memory controller supports mode switching without OS intervention, then overhead is reduced and performance improves, but the memory controller must include additional control circuits
Solution Approach 1:
The memory controller integrates multiple functions into a unified structure: the bank group scheduler handles command generation for both normal and PIM modes, the arbiter manages command selection, and the PIM management circuit handles mode switching. This multi-functional integration achieves efficient mode switching without requiring completely separate control hardware, balancing productivity improvement with acceptable structural complexity
Data Source
AI summary
A memory controller controls modes for processing requests for a memory device. The modes include a normal mode for processing a memory request and a processing-in-memory (PIM) mode for processing a PIM request. The memory controller includes a bank group scheduler configured to generate a memory command corresponding to a memory request; an arbiter configured to select and output the memory command; and a PIM management circuit configured to generate a PIM command corresponding to a PIM request. The PIM management circuit controls switching between the normal mode and the PIM mode according to, among other criteria, a number of PIM commands.