PIM Memory Device Pruning Neural Network Data

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As the size of data increases in machine learning, the computational load for neural network operations increases, leading to decreased computational speed and efficiency, which is not effectively addressed by existing memory devices.

Innovation Solution

A memory device with a processing-in-memory (PIM) chip that performs pruning operations on activation and weight data, reducing the computational load by omitting operations with small influence on processing results, and providing pruned data to the host device for neural network operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the host device performs pruning operations on activation data and weight data, then the processing accuracy is improved, but the computational load on the host device increases and computational speed decreases

Engineering Contradiction:
Improveprocessing accuracyVSAvoidcomputational speed
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent extracts the pruning operation function from the host device and relocates it to the memory device. The memory device independently performs pruning on activation data and weight data, separating this computationally intensive task from the host device's neural network processing workload, thereby improving host computational speed while maintaining processing accuracy

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The memory device acts as an intermediary between data storage and host processing. It performs pruning operations as an intermediate processing step before providing pruned data to the host device, reducing the computational burden on the host while ensuring accurate processing results

Inventive Principle:
Principle #24Intermediary (Mediator)

2Quantity of substance

If the data size increases for machine learning, then the model capacity and accuracy are improved, but the computational load increases and system efficiency decreases

Engineering Contradiction:
Improvedata sizeVSAvoidsystem efficiency
Core Design Contradiction:
Quantity of substanceVSProductivity

Solution Approach 1:

The patent applies local quality by performing pruning operations selectively on specific data elements (activation data and weight data) rather than processing all data uniformly. The memory device identifies and removes less important data elements locally, maintaining the essential information while reducing overall data volume and computational requirements

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent changes the data parameters by transforming full-precision activation data and weight data into pruned data with reduced precision. This parameter change reduces the computational load for subsequent neural network operations while maintaining adequate model accuracy

Inventive Principle:
Principle #35Parameter changes

3Reliability

If the host device performs all neural network operations, then the processing completeness is improved, but the device complexity and computational burden increase

Engineering Contradiction:
Improveprocessing completenessVSAvoidcomputational burden
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent segments the neural network processing workflow into distinct functional parts: the memory device handles data preparation and pruning operations, while the host device focuses on core neural network computations. This segmentation distributes computational burden across multiple components, reducing the complexity of any single device while maintaining complete processing functionality

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS20240202526A1Memory device performing pruning, method of operating the same, and electronic device performing pruning
Publication Date: 2024.06.20 SAMSUNG ELECTRONICS CO LTD
  • US20240202526A1 patent drawing
  • US20240202526A1 patent drawing
  • US20240202526A1 patent drawing

AI summary

A method of operating a memory device which is configured to communicate with a host device, and which includes a memory cell array and a processing-in-memory (PIM) chip, including loading activation data and weight data from the memory cell array, by the PIM chip; generating pruned activation data by performing a first pruning operation on the activation data, by the PIM chip; providing the pruned activation data to the host device, by the PIM chip; generating pruned weight data by performing a second pruning operation on the weight data, by the PIM chip; providing the pruned weight data to the host device, by the PIM chip; and storing output data corresponding to a neural network operation performed based on the pruned activation data and the pruned weight data, by the memory cell array.