Processing-in-Memory Pseudo-Channel Allocation for Parallel Execution

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing processing in memory (PIM) operations are inefficient due to the lack of effective methods for parallel processing and resource sharing among multiple pseudo channels, leading to serial execution and reduced processing speed.

Innovation Solution

A method and system that determines idle pseudo channels for processing in memory (PIM) operations, allocates data and instructions to target PC sets, allowing parallel execution and resource sharing among these channels, using control logic to manage and distribute tasks efficiently.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If PIM operations are executed sequentially on single pseudo channels, then resource conflicts are avoided, but processing speed and system performance deteriorate

Engineering Contradiction:
Improveprocessing speedVSAvoidresource management complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The memory system is segmented into multiple independent pseudo channels (PC0-PC7), each capable of autonomous PIM operations. This segmentation enables parallel execution of multiple PIM instructions simultaneously across different channels, thereby increasing processing speed without requiring complex centralized arbitration for resource allocation.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Each pseudo channel is equipped with independent control logic that autonomously manages its own operation state, idle status, and instruction execution. The control logic monitors channel availability and automatically selects idle channels for PIM operations, eliminating the need for complex external resource management and enabling fast channel allocation.

Inventive Principle:
Principle #25Self-service

2Productivity

If multiple PIM operations are executed in parallel across pseudo channels, then productivity increases, but resource coordination and task distribution complexity increases

Engineering Contradiction:
ImprovethroughputVSAvoidcontrol logic complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The system dynamically adapts the number of active pseudo channels based on workload requirements. The control logic can activate any combination of available channels (from 1 to 8) depending on the number of PIM instructions to be executed, optimizing resource utilization without requiring fixed complex coordination mechanisms for all possible channel combinations.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The control logic pre-establishes the operational framework for all pseudo channels, including their idle state monitoring and instruction assignment capabilities. This preliminary configuration enables channels to immediately begin parallel PIM operations when instructions are provided, without requiring complex runtime negotiation or coordination protocols.

Inventive Principle:
Principle #10Preliminary action

3Reliability

If pseudo channels remain idle waiting for previous operations to complete, then resource conflicts are avoided, but loss of time increases

Engineering Contradiction:
Improveoperation correctnessVSAvoididle time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The control logic continuously monitors the idle state of all pseudo channels and immediately assigns new PIM instructions to any channel that becomes available, eliminating idle waiting time. This continuous operation ensures that processing can proceed without interruption as long as there are available channels and instructions to execute, maximizing system utilization while maintaining operational reliability.

Inventive Principle:
Principle #20Continuity of useful action

Data Source

PatentUS20250335126A1Electronic device and method with processing in memory operation
Publication Date: 2025.10.30 SAMSUNG ELECTRONICS CO LTD
  • US20250335126A1 patent drawing
  • US20250335126A1 patent drawing
  • US20250335126A1 patent drawing

AI summary

A method includes determining a candidate pseudo channel (PC) to which a processing in memory (PIM) instruction is assignable among a plurality of PCs based on an idle state of a PC, determining a target PC set based on the candidate PC, and allocating data and the PIM instruction to the target PC set, for the target PC set, wherein one or more target PCs included in the target PC set perform a PIM operation in parallel based on the data and the PIM instruction.