Automatic Pin Matching in Circuit Layout via Graphic Editor
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Manual alignment and connection of pins between functional blocks in circuit layouts are cumbersome and time-consuming, especially when aiming for efficient routing with pins belonging to the same net.
Innovation Solution
A graphic-based layout editing tool automatically identifies and sorts pins on one block to match those on another block based on net IDs, aligning and connecting them via interconnect wires with user input solely for boundary identification.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If manual alignment and connection of pins between functional blocks is performed, then routing efficiency can be optimized by aligning pins in the same order, but the process becomes cumbersome and time-consuming
Solution Approach 1:
The system performs automatic pin matching where the software identifies pins on block boundaries, retrieves their net information, and sorts them automatically without requiring manual intervention. The pin matching process serves itself through automated detection and sorting algorithms.
Solution Approach 2:
The manual mechanical process of aligning and connecting pins is replaced by an automated software system that uses algorithms to identify, sort, and match pins based on their net IDs, eliminating the need for manual dragging and dropping operations.
2Length of moving object
If pins are manually sorted and aligned to achieve routing efficiency, then shorter interconnect wires can be obtained, but the operational complexity increases
Solution Approach 1:
The complex manual operation of sorting and aligning pins is replaced by automated software that calculates optimal pin arrangements using algorithms, substituting mechanical manual operations with computational processes.
Solution Approach 2:
The system copies net information from pins on one block and uses this copied data to automatically sort and match corresponding pins on another block, enabling automated alignment without manual intervention.
3Productivity
If automatic pin matching is implemented, then time consumption is reduced, but the system complexity increases
Solution Approach 1:
The layout editing tool is enhanced with multi-functionality to include automatic pin matching capabilities, allowing the same software to perform both manual editing and automated pin sorting functions through integrated algorithms.
Solution Approach 2:
The system uses net information as an intermediary data structure to facilitate automatic pin matching, where net IDs serve as the mediating key that connects pins across different blocks and enables automated sorting.
Data Source
AI summary
An approach is proposed to support pin matching between different functional blocks in a circuit layout. A layout editing tool first presents functional blocks in the layout to a user and recognizes one or more user actions to identify a first boundary of a first/reference block and a second boundary of a second/target block among the functional blocks. The layout editing tool then identifies a first set of pins on the first boundary of the reference block and a second set of pins on the target block wherein each of the pins in the second set of pins belongs to a same net as at least one of the pins in the first set of pins. The second set of pins are sorted to be in the same order as the first set of pins based on their net ids and placed on the second boundary of the target block.