Image Processing Pipeline Block Mode Scanning

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current image processing pipelines face inefficiencies in memory usage and computational overhead due to their raster mode operation, which is burdensome for generating high-quality RGB images from Bayer pattern data, leading to significant data reading and writing overheads and memory resource constraints.

Innovation Solution

The proposed solution involves operating the image processing pipeline in block mode by inverting the scanning direction from row-wise to column-wise, reducing the total memory requirement by about 89% without introducing significant computational overhead, achieved by adjusting the dimensions of the pixel blocks and using dedicated memory buffers to store and process image data.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of operation

If the image processing pipeline operates in raster mode with row-wise scanning, then the processing follows traditional sequential patterns, but the total memory requirement becomes excessively large and computational overhead increases significantly

Engineering Contradiction:
Improvetraditional raster mode operationVSAvoidtotal memory requirement
Core Design Contradiction:
Ease of operationVSQuantity of substance

Solution Approach 1:

The patent inverts the traditional row-wise scanning approach by implementing column-wise scanning of the Bayer pattern data. This inversion allows the processing pipeline to access and process pixel data in a manner that reduces the amount of memory needed to store intermediate results, as columns can be processed sequentially with fewer simultaneous buffer requirements

Inventive Principle:
Principle #13The other way round (Inversion)

Solution Approach 2:

The patent segments the image processing into distinct column-based processing stages rather than traditional row-based stages. By dividing the Bayer pattern data into vertical columns and processing them sequentially, the system reduces memory requirements while maintaining processing efficiency

Inventive Principle:
Principle #1Segmentation

2Productivity

If the image processing pipeline operates in raster mode, then data processing follows conventional sequences, but computational overhead becomes burdensome

Engineering Contradiction:
Improveimage processing efficiencyVSAvoidcomputational overhead
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

By inverting from row-wise to column-wise processing, the patent eliminates redundant data access patterns and computational steps inherent in traditional raster mode, thereby reducing computational overhead and processing time

Inventive Principle:
Principle #13The other way round (Inversion)

Solution Approach 2:

The patent performs preliminary organization of Bayer pattern data into columnar structures before processing, allowing subsequent interpolation and RGB conversion operations to proceed more efficiently with reduced computational overhead

Inventive Principle:
Principle #10Preliminary action

3Adaptability or versatility

If traditional raster mode pipelines are used, then processing follows established patterns, but the system cannot adapt to various sensor sizes efficiently

Engineering Contradiction:
Improvesensor size adaptabilityVSAvoidpipeline configuration complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The column-wise processing architecture provides a universal solution that can accommodate various sensor sizes and Bayer pattern configurations without requiring complex reconfiguration, as the fundamental column-based approach scales naturally to different dimensions

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS7397944B2Processing pipeline of pixel data of a color image acquired by a digital sensor
Publication Date: 2008.07.08 STMICROELECTRONICS SRL
  • US7397944B2 patent drawing
  • US7397944B2 patent drawing
  • US7397944B2 patent drawing

AI summary

A color image processing pipeline performs an interpolation on color data to generate triplets located at distinct pixel locations. The pipeline includes defect correction and image enhancement blocks having a first color interpolation block for generating RGB information for each pixel of an input image pixel pattern, and a second color interpolation block for receiving the RGB information to provide enhanced RGB pattern pixels. Dedicated line memories and delay circuits associated with the defect correction and image enhancement blocks permit real-time processing of pixel data. First and second read/write buffers store a subset or pixel block of the image data, and invert a scanning mode of pixel data being fed to the dedicated line memories and delay circuits associated to at least the first color interpolation block, from row-wise to column-wise, for each subset of data to be stored therein.