Pixel Unit Array With Gate-Enable Refresh Rate Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing displays consume excessive power due to uniform frame rates across areas with mixed video and still images, despite the ability to reduce still image refresh rates, leading to inefficiencies.
Innovation Solution
A display design that utilizes both gate control signals and enable signals to divide the display into blocks, allowing for varying refresh rates within these blocks, incorporating a pixel unit structure with switches and capacitors to control light-emitting elements, and an enable signal acquisition circuit to manage enable signals efficiently.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the frame rate of the entire display area is increased to accommodate video content, then the video display quality is improved, but the power consumption increases significantly
Solution Approach 1:
The display is divided into multiple independently controllable regions (first region and second region) based on content type. The first region displaying video content operates at a first frame rate while the second region displaying still images operates at a second frame rate, allowing differentiated refresh rates to reduce overall power consumption while maintaining video quality.
Solution Approach 2:
Different frame rates are applied to different regions of the display based on their content requirements. The video region receives higher frame rate for quality, while the still image region receives lower frame rate for energy efficiency, creating local optimization of both quality and power consumption.
2Use of energy by moving object
If the frame rate of the entire display area is reduced to save power, then the power consumption is reduced, but the video display quality deteriorates
Solution Approach 1:
The display is segmented into video and still image regions with independent frame rate control. This allows the still image region to run at low frame rate for power savings while the video region maintains high frame rate for quality, preventing overall quality deterioration.
Solution Approach 2:
Local quality optimization is achieved by applying high frame rate specifically to the video region where it is needed, while the still image region operates at low frame rate, ensuring video display quality is maintained where required without sacrificing power savings elsewhere.
3Use of energy by moving object
If different refresh rates are applied to different regions of the display, then the power consumption is reduced, but the control complexity increases
Solution Approach 1:
The display is divided into distinct first and second regions with clear functional differentiation. The control system manages each region independently with its own frame rate parameters, simplifying the control architecture compared to uniform control while enabling differentiated power consumption management.
4Use of energy by moving object
If the display is divided into multiple blocks with different refresh rates, then the power consumption is optimized, but the device complexity increases
Solution Approach 1:
The display is segmented into first and second regions that can be independently controlled. This segmentation enables differentiated refresh rate management to optimize power consumption while maintaining manageable complexity through clear regional differentiation and independent control mechanisms.
Data Source
AI summary
Embodiments of the present application provide a display, an electronic device, a pixel unit and a pixel unit array. The display includes a plurality of pixel units arranged in gate and data directions forming an array structure, where each of the plurality of the pixel units includes: a first input terminal, a second input terminal, and a third terminal; the first input terminal, configured to receive an enable signal from an enable line in the data direction, the second input terminal, configured to receive a gate control signal from a gate line in the gate direction, the third input terminal, configured to receive a display data signal from a data line in the data direction, and each of the plurality of the pixel units, configured to display information according to the display data signal under a control of the gate control signal and the enable signal.


