Pixel Circuit Biasing for Low-Refresh Ghost Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Display devices driven at low frequencies suffer from reduced display quality due to issues such as hysteresis variations and threshold voltage shifts, leading to ghost phenomena and reduced grayscale accuracy.
Innovation Solution
A pixel circuit design that includes specific transistors and capacitors configured to manage threshold voltage compensation and biasing, using multiple scan and emission control signals to stabilize transistor states and minimize hysteresis effects, allowing for efficient operation across various refresh rates.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of energy
If a display device is driven at a low frequency to increase driving efficiency and minimize power consumption, then power consumption is reduced, but display quality suffers due to hysteresis variations and threshold voltage shifts
Solution Approach 1:
The patent applies preliminary action by performing threshold voltage compensation and initialization operations before the actual display refresh. The pixel circuit includes compensation transistors and capacitors that pre-adjust transistor threshold voltages and initialize node voltages to predetermined levels, ensuring stable operation during low-frequency driving intervals when display quality would otherwise deteriorate
Solution Approach 2:
The patent changes operational parameters by implementing dynamic control of transistor biasing states and threshold voltages through multiple scan signals and emission control signals. The circuit adjusts voltage levels and timing parameters adaptively based on driving frequency conditions, maintaining display quality across varying refresh rates including low-frequency operation
2Productivity
If a display device is driven at a low frequency, then driving efficiency increases, but hysteresis variations cause ghost phenomena
Solution Approach 1:
The patent implements feedback mechanisms where the pixel circuit continuously monitors and compensates for hysteresis effects through dedicated compensation transistors and capacitors. The circuit uses feedback loops that adjust transistor threshold voltages based on previous state information, preventing ghost phenomena even during extended low-frequency driving intervals
Solution Approach 2:
The patent applies periodic action through initialization operations that reset pixel circuit nodes to predetermined voltage levels at regular intervals. Multiple scan signals and emission control signals periodically reinitialize transistor states and capacitor voltages, preventing cumulative hysteresis effects that would cause ghosting during low-frequency operation
3Loss of energy
If a display device is driven at a low frequency, then power consumption is minimized, but threshold voltage shifts reduce grayscale accuracy
Solution Approach 1:
The patent applies preliminary action by performing threshold voltage compensation before display refresh. Compensation transistors and capacitors pre-adjust transistor threshold voltages to account for expected shifts during low-frequency operation, ensuring grayscale accuracy is maintained without requiring additional power consumption during the display interval
Solution Approach 2:
The patent changes operational parameters by dynamically adjusting transistor biasing voltages and threshold levels through multiple scan signals. The circuit adaptively modifies voltage parameters based on driving frequency conditions, maintaining precise grayscale control even when operating at low refresh rates for reduced power consumption
Data Source
Figure 1
Figure 2
Figure 3A
AI summary
A pixel (PX1) including: a light emitting element (LD); a first transistor (T1) connected between a first power source (VDD) and a second node (N2); a first capacitor (C1) having a first electrode connected to a first node (N1) or a second node (N2) and a second electrode connected to a third node; a second transistor (T2) between the third node (N3) and a data line (DLj), the second transistor (T2) being turned on by a first scan signal (GWi); a third transistor (T3) between the first and second nodes (N1, N2), the third transistor (T3) being turned on by a second scan signal (GCi); a fifth transistor (T5) between the first power source (VDD) and the first transistor (T1), the fifth transistor (T5) being turned on by a first emission control signal (EM1i); and a sixth transistor (T6) between the second node (N2) and the light emitting element (LD), the sixth transistor (T6) being turned on by a second emission control signal (EM2i).