Pixel Capacitor Dielectric Thinning for High-Resolution Display Charging
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In display devices, securing a large charging capacity in a limited space is challenging, particularly due to capacitance deviations between the gate and source electrodes caused by changes in light emitting element characteristics, leading to short-term afterimage defects from non-uniform luminance.
Innovation Solution
The display device incorporates a capacitor design with thinner interlayer insulating layers in specific areas, allowing for increased charging capacity while minimizing the occupied area, and includes a stacked configuration of capacitor electrodes with varying widths and overlapping structures to reduce parasitic capacitance and enhance charging efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If a conventional capacitor structure with uniform insulating layer thickness is used, then the manufacturing process is simple, but the charge capacity is insufficient in limited space
Solution Approach 1:
The insulating layer is designed with non-uniform thickness, where the first insulating layer has a first thickness in a first area and a second thickness in a second area. This local variation in thickness allows the capacitor to achieve higher charge capacity in the thinner region while maintaining adequate insulation in other areas, thereby increasing overall charge capacity without proportionally increasing the occupied area.
Solution Approach 2:
The patent transitions from a two-dimensional planar capacitor structure to a three-dimensional structure by stacking multiple insulating layers and electrodes at different heights. The first electrode, first insulating layer, second electrode, second insulating layer, and third electrode are arranged in vertical stacks, utilizing the vertical dimension to increase charge capacity within a limited planar footprint.
2Quantity of substance
If the insulating layer thickness is reduced to increase charge capacity, then charging efficiency improves, but manufacturing precision requirements increase
Solution Approach 1:
The insulating layer is segmented into multiple distinct layers (first insulating layer and second insulating layer) with different thicknesses. This segmentation allows each layer to be optimized independently for its specific function, reducing the overall manufacturing precision challenge compared to creating a single ultra-thin insulating layer while still achieving high charge capacity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This design effectively reduces capacitance deviations and minimizes short-term afterimage defects, enabling the implementation of ultra-high resolution display devices by securing a large charging capacity within a limited space.
Implementation Method 1
a capacitor including first to third capacitor electrodes that are sequentially stacked, an interlayer insulating layer located between the second capacitor electrode and the third capacitor electrode
Implementation Method 2
an interlayer insulating layer located between the second capacitor electrode and the third capacitor electrode
Data Source
AI summary
A display device is provided. The display device comprises: a first electrode and a second electrode that are spaced from each other in a first direction; a plurality of light-emitting elements arranged between the first electrode and the second electrode; a pixel circuit including a capacitor that includes first to third capacitor electrodes stacked in order; an interlayer insulation layer arranged between the second capacitor electrode and the third capacitor electrode; a first area overlapping on the first capacitor electrode; and a second area that excludes the first area, wherein the interlayer insulation layer of the first area is thinner than the interlayer insulation layer in the second area.


