Pixel Circuit Compensation for Display Crosstalk Suppression
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Parasitic capacitance between wires in display panels causes signal crosstalk, leading to undesired display effects such as flicker due to changes in reference voltages.
Innovation Solution
A display substrate with a pixel circuit design incorporating a storage capacitor and compensation capacitor to stabilize the gate-source voltage of the driving transistor, using a P-type transistor connected in series with the light emitting device, and a reset, write, and light emission control circuit to manage reference voltages and suppress changes in driving current.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a conventional pixel circuit design is used, then the layout is simple, but signal crosstalk occurs due to parasitic capacitance between wires
Solution Approach 1:
The patent introduces a compensation capacitor as an intermediary element that mediates between the reference voltage line and the driving transistor. This capacitor couples the reference voltage to the gate of the driving transistor, thereby compensating for voltage drops caused by parasitic capacitance in the data line without requiring major layout changes. The compensation capacitor acts as a buffer that maintains signal integrity while preserving the conventional pixel circuit architecture.
Solution Approach 2:
The patent modifies the electrical parameters of the pixel circuit by adding a compensation capacitor with specific capacitance value. This parameter change allows the circuit to dynamically adjust to voltage fluctuations caused by parasitic capacitance. The compensation capacitor's capacitance is designed to match the parasitic capacitance of the data line, creating a compensating effect that stabilizes the reference voltage throughout the scanning process.
2Reliability
If the reference voltage line is made more robust to prevent crosstalk, then signal stability improves, but the area occupied by wires and layout complexity increases
Solution Approach 1:
The patent merges the reference voltage transmission function with the existing data line structure. Instead of creating a separate, more robust reference voltage line that would occupy additional area, the compensation capacitor is integrated into the existing pixel circuit layout. The capacitor utilizes the same routing infrastructure and combines multiple functions (reference voltage coupling, signal compensation) within the existing pixel area, thereby preventing crosstalk without increasing overall pixel area.
Solution Approach 2:
The patent transitions from a two-dimensional wire-based solution to a three-dimensional capacitor-based solution. By stacking the compensation capacitor vertically within the pixel structure (using different layers for capacitor plates), the solution utilizes the vertical dimension to provide additional reference voltage stability without expanding the horizontal pixel area. This dimensional transition allows for increased functionality within the same footprint.
3Speed
If data voltage switching is performed rapidly, then display refresh rate improves, but crosstalk increases due to voltage jumps affecting reference voltage
Solution Approach 1:
The compensation capacitor is pre-charged to the reference voltage level before the data writing phase begins. During the scanning process, when data voltage jumps occur, the compensation capacitor is already in position to immediately compensate for any reference voltage drops. This preliminary preparation of the compensation capacitor ensures that it can respond instantaneously to voltage changes, maintaining display quality during rapid scanning without requiring slower, more cautious voltage transitions.
Data Source
Figure 1~2
Figure 3~4
Figure 5~6
AI summary
A pixel circuit comprises a light emitting device; a driving circuit for controlling a magnitude of a driving current supplied from a first power supply to the light emitting device in response to a potential at a first node; a storage capacitor for causing a change in the potential at the first node in response to a change in a potential at a second node, wherein the potential at the second node may switch between a first reference voltage from a first reference power supply and a data voltage from a data line; and a compensation capacitor for suppressing a change in the driving current caused by a change in the first reference voltage.