Pixel Gate Signal Pulsing to Suppress Display Afterimages

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Display devices experience afterimages due to abnormal behavior and degradation of transistors in the pixel circuit, which affect image quality.

Innovation Solution

A display device and driving method that includes a third gate signal with an additional pulse period during non-light emitting periods to suppress transistor degradation, using a gate driver to output signals during operation frames and not during blank periods, and incorporating an N-type transistor with a specific gate electrode structure to enhance electron discharge.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a display device operates continuously without additional control signals, then the device structure remains simple, but transistor degradation occurs and afterimages appear

Engineering Contradiction:
Improvetransistor characteristic stabilityVSAvoidgate signal structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies periodic action by introducing an additional pulse period to the third gate signal that periodically activates the light emission control transistor during non-light emitting periods. This periodic activation clears accumulated charges in the transistor channel, preventing degradation and afterimage formation without requiring continuous control signals, thus maintaining relatively simple device structure while improving reliability

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The patent implements preliminary action by activating the light emission control transistor during non-light emitting periods before the actual light emission occurs. This preliminary activation clears accumulated charges in advance, preventing transistor degradation and afterimage formation before they can affect display quality, thereby maintaining transistor characteristic stability without adding complex continuous control mechanisms

Inventive Principle:
Principle #10Preliminary action

2Reliability

If the gate driver outputs signals during blank periods, then transistor control is continuous, but energy consumption increases

Engineering Contradiction:
Improvetransistor control stabilityVSAvoidgate driver energy consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The gate driver outputs the third gate signal with an additional pulse period during non-light emitting periods rather than continuously during blank periods. This periodic signal output maintains necessary transistor control stability to clear accumulated charges while significantly reducing energy consumption compared to continuous signal output during the entire blank period

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The patent extracts the essential control function from continuous blank period signaling by identifying that control is only needed during specific non-light emitting periods. The additional pulse period in the third gate signal extracts and applies control only when necessary to clear accumulated charges, eliminating unnecessary energy consumption during other blank period intervals while maintaining transistor control stability

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS20260011309A1Display device, driving method of display device and electronic device
Publication Date: 2026.01.08 SAMSUNG DISPLAY CO LTD
  • US20260011309A1 patent drawing
  • US20260011309A1 patent drawing
  • US20260011309A1 patent drawing

AI summary

The present disclosure relates to a display device, a driving method of a display device, and an electronic device. The display device includes: a gate driver transmitting a third gate signal to a third gate line, and a data driver, the pixel including: a first transistor including a first electrode connected to a first node, a second electrode connected to a second node, and a first gate electrode connected to a third node, a third transistor including a first electrode connected to the second node, a second electrode connected to the third node, and a third gate electrode connected to the third gate line, and a light emission control transistor connected to the first node or the second node and including a light emission control gate electrode, the gate driver outputting during an operation period, and not outputting during a blank period between the operation periods of adjacent frames, the third gate signal includes a first turn-on voltage level period during a non-light emitting period.