Pixel Inspection Gate-Line Pattern Layout for Display Panels

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Display devices face challenges in ensuring reliable optical inspection of pixel areas, where defects can be difficult to accurately determine due to varying lengths of vertical gate lines and line patterns, affecting the reliability of the inspection process.

Innovation Solution

The display device incorporates a specific metal pattern configuration, where first and third metal patterns form a vertical gate line, and second and fourth metal patterns form a line pattern, ensuring identical recognition of pixel areas in optical inspection, even with varying lengths, by being alternately connected and insulated, thereby enhancing defect detection reliability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If vertical gate lines and line patterns have varying lengths in pixel areas, then the optical inspection process becomes more complex, but the reliability of defect detection deteriorates

Engineering Contradiction:
Improvedefect detection reliabilityVSAvoidoptical inspection complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The gate line structure is segmented into multiple metal patterns (first, second, third, fourth metal patterns) that are alternately connected and insulated. This segmentation allows each pattern to be independently configured to have identical shapes and lengths, simplifying optical inspection while maintaining the functional integrity of the gate line structure

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different metal patterns are assigned specific local functions: first and third metal patterns form the vertical gate line, while second and fourth metal patterns form the line pattern. Each pattern is locally optimized to have identical shape and length, ensuring uniform appearance during optical inspection while performing distinct electrical functions

Inventive Principle:
Principle #3Local quality

2Reliability

If multiple metal patterns are used to form gate lines and line patterns, then the electrical connectivity is improved, but the manufacturing complexity increases

Engineering Contradiction:
Improveelectrical connectivityVSAvoidmanufacturing complexity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

Multiple metal patterns are merged into a unified structure where first and third metal patterns combine to form the vertical gate line, and second and fourth metal patterns combine to form the line pattern. This merging ensures consistent electrical connectivity while maintaining uniform appearance for optical inspection

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The metal patterns are arranged in multiple layers or dimensions, with first and second metal patterns on one layer and third and fourth metal patterns on another layer. This dimensional arrangement enables complex electrical connectivity while keeping each individual pattern simple and uniform for easy manufacturing

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS20230268350A1Display device
Publication Date: 2023.08.24 SAMSUNG DISPLAY CO LTD
  • US20230268350A1 patent drawing
  • US20230268350A1 patent drawing
  • US20230268350A1 patent drawing

AI summary

A display device includes a data line disposed on a substrate and extending in a first direction, a first gate line disposed on the data line and extending in a second direction intersecting the first direction, a voltage line extending in the second direction, the voltage line and the first gate line disposed on a same layer, first and second metal patterns extending in the first direction, the first metal patterns, the second metal patterns, and the data line disposed on a same layer, and third and fourth metal patterns extending in the first direction, the third and the fourth metal patterns disposed on at least one of the first and the second metal patterns. The first metal patterns and the third metal patterns are electrically connected to the first gate line, and the second metal patterns and the fourth metal patterns are electrically connected to the voltage line.