Pixel Memory Unit for GaN Display Addressing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional active matrix screens with light-emitting diodes require high bias voltages, especially GaN diodes, which are only efficient at high polarization, leading to inefficient image display control due to the need for frequent pixel addressing and non-standard line addressing control, resulting in 'dead times' when the number of screen lines is not a multiple of 2^n.

Innovation Solution

An image display device with a matrix of pixels, each containing a memory unit to store at least three bits and a sequencing unit that allows storage of bits from one binary word during display of another, reducing the frequency of pixel addressing by enabling storage during display of previous bits or images, and using GaN light-emitting diodes compatible with binary code modulation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If bits of different weights are displayed simultaneously on different pixel lines to reduce addressing frequency, then pixel addressing frequency is reduced, but complete storage of all bits of successive images is required and non-standard line addressing control blocks are needed

Engineering Contradiction:
Improvepixel addressing frequencyVSAvoidstorage requirement and control block complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent applies preliminary action by storing only the necessary number of bits (at least three bits) in each pixel's memory unit before display is needed. This allows the display device to prepare data in advance during the display of previous bits or images, reducing the need for frequent addressing while avoiding the requirement to store complete successive images.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent segments the binary word into individual bits that can be stored and displayed sequentially. Each pixel line can be assigned different bit positions (MSB, MSB-1, LSB, etc.), allowing simultaneous display of bits from the same or different binary words without requiring complete image storage. This segmentation enables standard line addressing control to be used.

Inventive Principle:
Principle #1Segmentation

2Loss of information

If all pixels are accessed N times per frame to write N bits of BCM signal, then complete binary word transmission is achieved, but the frequency at which pixels must be addressed becomes problematic during LSB display

Engineering Contradiction:
Improvebinary word transmission completenessVSAvoidpixel addressing frequency
Core Design Contradiction:
Loss of informationVSSpeed

Solution Approach 1:

The patent applies preliminary action by pre-storing the binary word bits in the pixel memory units before they need to be displayed. This allows the display device to have data ready in advance, reducing the need for frequent addressing operations during critical display periods.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent enables continuous useful action by allowing bit storage to occur during the display of previous bits or images. This overlapping of storage and display operations ensures that data is always ready for display without interrupting the continuous flow of image presentation, maintaining constant binary word transmission.

Inventive Principle:
Principle #20Continuity of useful action

3Adaptability or versatility

If the number of screen lines is not a multiple of 2^n, then dead time periods are necessary with non-standard line addressing, but this reduces display efficiency

Engineering Contradiction:
Improvecompatibility with various screen line numbersVSAvoiddisplay efficiency
Core Design Contradiction:
Adaptability or versatilityVSProductivity

Solution Approach 1:

The patent applies parameter changes by allowing flexible assignment of bit positions to pixel lines without requiring the number of lines to be a specific multiple of 2^n. The system can adapt to different screen configurations by changing which lines display which bit positions, eliminating the need for dead time periods and maintaining display efficiency across various screen formats.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration reduces the frequency of pixel addressing, limits interconnections, and allows for efficient image display on large screens without complete storage of successive images, maintaining a constant binary word flow and minimizing 'dead times'.

Implementation Method 1

The LEDs in the screen may require high bias voltages. This is particularly true of LEDs made with GaN, which, due to their high variability at low bias, are only used with high bias (voltage or current), and therefore only emit light signals with high luminance.

Methodology Applied
Scientific EffectLight-emitting diode effect: Light Emitting Diode

Data Source

PatentEP4418247A1Device and method for displaying images with data storage carried out in the pixels
Publication Date: 2024.08.21 COMMISSARIAT A LENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
  • EP4418247A1 patent drawingFigure 1~2
  • EP4418247A1 patent drawingFigure 3~5
  • EP4418247A1 patent drawingFigure 6~7

AI summary

Display device comprising a pixel matrix, each pixel having: - a display unit displaying a binary word of type BCM coded on N bits, with N an integer greater than or equal to 2, - a memory unit (106) storing at least three bits, further comprising a sequencing unit delivering to the memory unit of each pixel, during the display of a first image: • a memorization signal of at least two bits of the binary word of a second image to be displayed after the first image and/or of the binary word of the first image, • a display signal triggering successive transmissions of the memorized bits to the display unit, in which memorization is triggered during at least part of the display of at least one bit of the binary word of the first image.