Pixel Circuit Topology for High-Resolution Grayscale Retention
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing display devices face challenges in achieving high-resolution performance due to the complexity of pixel structures, which occupy significant space and hinder efficient operation.
Innovation Solution
A pixel structure is designed with a reduced number of transistors and power source lines, incorporating five transistors and two capacitors, allowing for efficient control of light emission and data signal processing, thereby minimizing space usage and enhancing resolution.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional pixel structures are used, then reliable operation is achieved, but area occupancy increases and resolution performance deteriorates
Solution Approach 1:
The patent extracts and eliminates redundant transistors and power source lines from the traditional pixel structure. By removing unnecessary components while retaining essential functions through optimized circuit design, the pixel area is reduced without compromising operational reliability.
Solution Approach 2:
The patent implements multi-functional transistors that perform multiple roles within the pixel circuit. For example, certain transistors serve both as switching elements and as part of the data signal processing pathway, reducing the total component count while maintaining reliable operation.
2Area of stationary object
If pixel structure complexity is reduced, then area occupancy decreases, but grayscale representation capability deteriorates
Solution Approach 1:
The patent incorporates a capacitor that pre-charges and stores voltage levels corresponding to grayscale values before data signal input. This preliminary action allows the reduced transistor structure to maintain accurate grayscale representation by relying on pre-stored voltage information rather than complex real-time control.
Solution Approach 2:
The patent optimizes the electrical parameters of remaining transistors, such as threshold voltages and channel widths, to compensate for the reduced number of components. By carefully tuning these parameters, the pixel maintains precise grayscale control despite the simplified structure.
3Ease of operation
If more transistors and power source lines are used, then control precision is improved, but device complexity increases
Solution Approach 1:
The patent merges multiple control functions into fewer transistors by designing integrated circuit pathways where single components perform multiple control tasks. Power source lines are also consolidated to serve multiple pixels or functions, reducing overall structure complexity while maintaining control precision.
Solution Approach 2:
The patent introduces capacitors as intermediary elements that store and transfer control signals between stages of the pixel circuit. These intermediaries simplify the direct control requirements between transistors and light-emitting elements, reducing the need for additional control transistors and lines.
4Use of energy by moving object
If power source lines are optimized, then power consumption is reduced, but current control capability deteriorates
Solution Approach 1:
The patent employs periodic switching of power source lines controlled by scan signals, where power is supplied in controlled intervals rather than continuously. This periodic action reduces average power consumption while maintaining sufficient current control capability during active display periods through optimized switching timing.
Data Source
AI summary
A pixel according to embodiments of the present disclosure includes a first transistor having a gate electrode connected to a first node, a first electrode connected to a first power source line, and a second electrode connected to a second node; a second transistor connected between a data line and a third node and having a gate electrode electrically connected to a first scan line; a third transistor connected between the second node and the third node and having a gate electrode electrically connected to a second scan line; a first capacitor connected between the first node and the third node; and a light emitting element connected between the second node and a second power source line.