Planarized Buffer Layer for Low-Defect SAG Nanowire Growth

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional nanowire manufacturing processes, such as selective-area-growth (SAG), face challenges in reducing crystalline defects and maintaining surface smoothness, which are critical for the quality and functionality of nanowires, especially in quantum computing applications.

Innovation Solution

A method for manufacturing nanowires involves forming a buffer layer with a planarized top surface over a substrate, using a patterned mask to expose a portion of the buffer layer, and growing the nanowire over the exposed area. The buffer layer is designed to have a lattice constant between that of the substrate and the nanowire, facilitating a transition and reducing defects.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If selective-area-growth (SAG) is used to grow nanowires directly on a substrate, then nanowire formation is achieved, but crystalline defects such as dislocations and stacking faults occur due to lattice mismatch between the substrate and nanowire

Engineering Contradiction:
Improvenanowire qualityVSAvoidcrystalline defects
Core Design Contradiction:
Manufacturing precisionVSObject-affected harmful factors

Solution Approach 1:

A buffer layer is introduced as an intermediary between the substrate and the nanowire. This buffer layer has a lattice constant that is intermediate between the substrate and nanowire, providing a gradual transition that reduces lattice mismatch. The buffer layer acts as a mediator that absorbs the lattice constant difference, thereby reducing crystalline defects such as dislocations and stacking faults in the nanowire.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The lattice constant parameter is gradually changed through the buffer layer. By having a buffer layer with an intermediate lattice constant between the substrate and nanowire, the lattice parameter transitions smoothly from the substrate value to the nanowire value, reducing the abrupt mismatch that causes crystalline defects.

Inventive Principle:
Principle #35Parameter changes

2Manufacturing precision

If nanowires are grown on a substrate with large lattice constant difference, then nanowire formation is achieved, but surface smoothness is compromised affecting electron movement consistency

Engineering Contradiction:
Improvesurface smoothnessVSAvoidelectron movement consistency
Core Design Contradiction:
Manufacturing precisionVSReliability

Solution Approach 1:

The buffer layer serves as an intermediary that provides a smooth transition surface. By placing the nanowire on the buffer layer rather than directly on the substrate, the buffer layer's smooth top surface ensures consistent electron movement in the nanowire while the buffer layer itself accommodates the lattice mismatch with the substrate.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Object-affected harmful factors

If a buffer layer is introduced to reduce lattice mismatch, then crystalline defects are reduced, but the process complexity increases

Engineering Contradiction:
Improvecrystalline defectsVSAvoidmanufacturing process complexity
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

The manufacturing process is segmented into distinct steps: forming the buffer layer on the substrate, forming a patterned mask over the buffer layer, and growing nanowires through the mask openings. This segmentation allows each step to be optimized independently, making the overall complex process more controllable and manageable.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The buffer layer is formed in advance before nanowire growth. This preliminary action prepares the surface with the appropriate lattice constant and smoothness properties beforehand, so that when nanowires are grown, the conditions are already optimized to reduce defects without requiring complex in-situ adjustments during the growth process.

Inventive Principle:
Principle #10Preliminary action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach effectively reduces crystalline defects and maintains surface smoothness, enhancing the quality and functionality of the nanowires by providing a better lattice match and electrical confinement.

Implementation Method 1

The buffer layer is configured to have a lattice constant between a lattice constant of the substrate and a lattice constant of the nanowire, so as to provide a transition between the lattice constant of the substrate and the lattice constant of the nanowire

Methodology Applied
Scientific EffectLattice matching:

Implementation Method 2

the sacrificial top portion of the intact buffer region is eliminated by a chemical and mechanical polishing (CMP) technique, which includes one or more of chemical etching, oxidizing, surfactant solutions, and mechanical polishing

Methodology Applied
Scientific EffectChemical etching:

Implementation Method 3

the sacrificial top portion of the intact buffer region is eliminated by a chemical and mechanical polishing (CMP) technique, which includes one or more of chemical etching, oxidizing, surfactant solutions, and mechanical polishing

Methodology Applied
Scientific EffectMechanical polishing: Abrasion

Implementation Method 4

the sacrificial top portion of the intact buffer region is eliminated by a chemical and mechanical polishing (CMP) technique, which includes one or more of chemical etching, oxidizing, surfactant solutions, and mechanical polishing

Methodology Applied
Scientific EffectOxidizing: Oxidation

Data Source

PatentUS12283483B2Sag nanowire growth with a planarization process
Publication Date: 2025.04.22 MICROSOFT TECHNOLOGY LICENSING LLC
  • US12283483B2 patent drawing
  • US12283483B2 patent drawing
  • US12283483B2 patent drawing

AI summary

The present disclosure relates to a method of manufacturing a nanowire structure. According to an exemplary process, a substrate is firstly provided. An intact buffer region is formed over the substrate, and a sacrificial top portion of the intact buffer region is eliminated to provide a buffer layer with a planarized top surface. Herein, the planarized top surface has a vertical roughness below 10 Å. Next, a patterned mask with an opening is formed over the buffer layer, such that a portion of the planarized top surface of the buffer layer is exposed. A nanowire is formed over the exposed portion of the planarized top surface of the buffer layer through the opening of the patterned mask. The buffer layer is configured to have a lattice constant that provides a transition between the lattice constant of the substrate and the lattice constant of the nanowire.