PLD Hardware Block Model Merging for Configuration Flexibility
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional methods for configuring embedded hardware in programmable logic devices are cumbersome, complex, and lack portability, often leading to unintended interoperation issues between hardware resources and programmable logic blocks.
Innovation Solution
A user-configurable approach that generates multiple models of hardware blocks, merging configuration information for specific instances of hardware modules to create a combined model, allowing efficient configuration without redundancy or resource conflicts, using a graphical user interface and external system to manage and interconnect hardware modules.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If embedded hardware and programmable logic blocks are configured in a shared HDL hierarchy, then configuration flexibility is improved, but complexity and validation time increase significantly
Solution Approach 1:
The patent divides the configuration process into separate, independent HDL hierarchies - one for embedded hardware blocks and another for programmable logic blocks. Each hierarchy can be configured and validated independently, then integrated through a standardized interface. This segmentation reduces overall complexity while maintaining configuration flexibility.
Solution Approach 2:
The patent introduces a standardized interface layer that acts as an intermediary between the embedded hardware configuration and programmable logic configuration. This intermediary layer handles the integration complexity, allowing both hierarchies to be configured independently while ensuring proper interoperability through defined communication protocols and interface standards.
2Adaptability or versatility
If multiple embedded hardware resources are implemented as a shared block, then resource utilization is improved, but interoperation reliability decreases due to configuration conflicts
Solution Approach 1:
The patent applies local quality by allowing each embedded hardware resource within the shared block to have its own specific configuration parameters and interface definitions. Each resource can be independently configured with tailored settings while still adhering to the overall block interface standards, ensuring that local customization does not compromise global interoperation reliability.
Solution Approach 2:
The patent implements a validation and verification mechanism that provides feedback during the configuration process. The system checks for configuration conflicts between shared hardware resources and programmable logic blocks, alerting users to potential interoperation issues before implementation. This feedback loop ensures reliability by preventing conflicting configurations from being deployed.
3Ease of manufacture
If vendor-provided logic is used to interface between embedded hardware and programmable logic blocks, then integration capability is improved, but configuration portability decreases
Solution Approach 1:
The patent creates a universal, standardized interface layer that can work with multiple vendor-provided logic implementations. Rather than being tied to a specific vendor's proprietary interface logic, the system defines general-purpose interface standards that can accommodate different vendor implementations. This universality maintains integration capability while enabling portability across different vendor ecosystems and application scenarios.
Data Source
AI summary
Various techniques are provided to configure embedded hardware resources of a programmable logic device (PLD). In one example, a method includes receiving configuration information for a plurality of hardware modules of an embedded hardware block of a PLD. The configuration information is received from a user of a computer system external to the PLD. The method also includes generating a plurality of models of the hardware block. The method also includes merging the generated models into a combined model of the hardware block. The combined model includes the configuration information received for the hardware modules of the hardware block. Related systems and additional techniques are also provided.


